# Parallel programming technologies on hybrid architectures

*Streltsova O.I., Podgainy D.V.* Laboratory of Information Technologies Joint Institute for Nuclear Research

SCHOOL ON JINR/CERN GRID AND ADVANCED INFORMATION SYSTEMS Dubna, Russia 23, October 2014



HETEROGENEOUS COMPUTATIONS TEAM HybriLIT

**Goal:** Efficient parallelization of complex numerical problems in computational physics

Plan of the talk:

- I.Efficient parallelization of complex numerical problems in computational physics
- •Introduction
- •Hardware and software
- •Heat transfer problem
- II. GIMM FPEIP package and MCTDHB package
- III. Summary and conclusion




HETEROGENEOUS COMPUTATIONS TEAM, HybriLIT

### **TOP500 List – June 2014**

Rank	Site	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
0	National Super Computer Center in Guangzhou China	Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2 200GHz, TH Express-2, Intel Xeon Phi 31S1P NUDT	3120000	33862.7	54902.4	17808
2	DOE/SC/Oak Ridge National Laboratory United States	Titan - Cray XK7 , Opteron 6274 16C 2 200GHz, Cray Gemini interconnect NVIDIA K20x Cray Inc.	560640	17590.0	27112.5	8209
3	DOE/NNSA/LLNL United States	Sequoia - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom IBM	1572864	17173.2	20132.7	7890
4	RIKEN Advanced Institute for Computational Science (AICS) Japan	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect Fujitsu	705024	10510.0	11280.4	12660
6	DOE/SC/Argonne National Laboratory United States	Mira - BlueGene/Q, Power BQC 16C 1.60GHz, Custom IBM	786432	8586.6	10066.3	3945
41	Barcelona Supercomputing Center Spain	MareNostrum - iDataPlex DX360M4, Xeon E5-2670 8C 2.600GHz, Infiniband FDR IBM	48896	925.1	1017.0	1016
42	Moscow State University - Research Computing Center Russia	Lomonosov - T-Platforms T-Blade2/1.1 Xeon X5570/X5670/E5630 2.93/2.53 GHz Nvidia 2070 GPU, PowerXCell 8i Infiniband QDR T-Platforms	78660	901.9	1700.2	2800
43	Rensselaer Polytechnic Institute United States	AMOS - BlueGene/Q, Power BQC 16C 1.6GHz, Custom Interconnect IBM	<mark>81920</mark>	894. <mark>4</mark>	1048.6	411

#### **TOP500 List – June 2014**

## **Performance Share of Accelerators**




#### Source:

http://www.top500.org/blog/slides-for-the-43rd-top500-list-now-available/

#### **TOP500 List – June 2014**

## Accelerators



#### Source:

http://www.top500.org/blog/slides-for-the-43rd-top500-list-now-available/

## «Lomonosov» Supercomputer, MSU



>5000 computation nodes
Intel Xeon X5670/X5570/E5630, PowerXCell 8i
~36 Gb DRAM
2 x nVidia Tesla X2070 6 Gb GDDR5 (448 CUDA-cores)
InfiniBand QDR



МГУ

## NVIDIA Tesla K40 "Atlas" GPU Accelerator

- Custom languages such as CUDA and OpenCL
- Specifications
- 2880 CUDA GPU cores
- Peak precision floating point performance
   4.29 TFLOPS single-precision
   1.43 TFLOPS double-precision
- memory
  - 12 GB GDDR5

Memory bandwidth up to 288 GB/s

Supports Dynamic Parallelism and HyperQ features





IETEROGENEOUS COMPUTATIONS TEAM, HybriLIT

#### « Iornado SUSU» Supercomputer, South Ural State University, Russia



#### (June 2014).

480 computing units (compact and powerful computing blade-modules)960 processors Intel Xeon X5680

(Gulftown, 6 cores with frequency 3.33 GHz) 384 coprocessors Intel Xeon Phi SE10X (61 cores with frequency 1.1 GHz)

## Intel® Xeon Phi<sup>TM</sup> Coprocessor

Intel Many Integrated Core Architecture (Intel MIC) is a multiprocessor computer architecture developed by Intel.




At the end of 2012, Intel launched the first generation of the Intel Xeon Phi product family.

#### Intel Xeon Phi 7120P


Clock Speed1.24 GHzL2 Cache30.5 MBTDP300 WCores61More threads244

The core is capable of supporting 4 threads in hardware.




## **HybriLIT:** heterogeneous computation cluster





## **HybriLIT: heterogeneous computation cluster**



HETEROGENEOUS COMPUTATIONS TEAM, HybriLIT

What we see: modern Supercomputers are hybrid with heterogeneous nodes

Multiple CPU cores with share memory
Multiple GPU Multiple CPU cores with share memory
Multiple Coprocessor


Multiple CPU
GPU
Coprocessor



HETEROGENEOUS COMPUTATIONS TEAM, HybriLIT

## Parallel technologies: levels of parallelism





## How to control hybrid hardware: MPI – OpenMP – CUDA - OpenCL ...

facilities and technologies has become available: MPI-OpenMP-CUDA-OpenCL...



It is not easy to follow modern trends. Modification of the existing codes or developments of new ones ?



HETEROGENEOUS COMPUTATIONS TEAM, HybriLIT

# **Problem HCE:** heat conduction equation

#### Initial boundary value problem for the heat conduction equation:

$$\begin{cases} \frac{\partial u}{\partial t} = Lu + f(x, y, t), \ (x, y) \in D, \ t > 0; \\ u|_{t=0} = u_0(x, y), \ (x, y) \in \overline{D}; \ u| = \mu(x, y, t), \ t \ge 0, \end{cases}$$

• D – rectangular domain with boundary  $\Gamma$ :


$$\overline{D} = Dx + y = x \{ (x_1) : x_L \leq y \leq y_R, y_L \leq y_R \}$$


• L is a linear differential operator acting on u(x, y, t):

$$L = L_1 + L_2,$$
  

$$L_1 u = \frac{\partial}{\partial x} K_1(x, y, t) \frac{\partial u}{\partial x},$$
  


$$L_2 u = \frac{\partial}{\partial y} K_2(x, y, t) \frac{\partial u}{\partial y}.$$





# **Problem HCE: computation scheme**


Difference scheme: Explicit, implicit, ... ?



#### Locally one-dimensional scheme:

reduction of a multidimensional problem to a chain of one-dimensional problems

Let: 
$$\overline{\omega} = \overline{\omega}_{\tau} \times \overline{\omega}_{h_x h_y}$$
:  
 $\overline{\omega}_{h_x h_y} = \overline{\omega}_{h_x} \times \overline{\omega}_{h_y}, \quad \overline{\omega}_{\tau} = \{t_j = j\tau, \ j = \overline{0, N_t - 1}\}, \quad \overline{\omega}_{h_x} = \{x_{i_1} = x_L + i_1 h_x, \ i_1 = \overline{0, N_x - 1}\}, \quad \overline{\omega}_{h_y} = \{y_{i_2} = y_L + i_2 h_y, \ i_2 = \overline{0, N_y - 1}\}$   
•  $L$  is a linear differential operator acting on  $u(x, y, t)$ :



# **Problem HCE: computation scheme**

Step 1: Difference equations (Ny-2) on x direction

$$\frac{v_{(1)}^{j+1} - v_{(2)}^{j}}{\tau} = \Lambda_1 v_{(1)}^{j+1} + \varphi_1, \quad \Lambda_1 v = \left(a_1 v_{\overline{x}}\right)_x, \quad a_1 = K_1 \left(x_{i_1 - \frac{1}{2}}, y_{i_2}, t\right),$$

Step 2: Difference equations (Nx-2) on y direction


$$\frac{v_{(2)}^{j+1} - v_{(1)}^{j}}{\tau} = \Lambda_2 v_{(2)}^{j+1} + \varphi_2, \quad \Lambda_2 v = \left(a_2 v_{\overline{y}}\right)_y, \quad a_2 = K_2 \left(x_{i_1}, \frac{y_{i_2}}{t}, t\right),$$

$$v_{(\alpha)}^{j} = v_{(\alpha)}\left(x_{i_{1}}, y_{i_{2}}, t_{j}\right), \ \alpha = 1, 2; \ \left(x, y, t\right) \in \omega; \ x_{i_{1} - \frac{1}{2}} = x_{i_{1}} - \frac{1}{2}h_{x}, \ y_{i_{2} - \frac{1}{2}} = y_{i_{2}} - \frac{1}{2}h_{y}.$$


under the additional conditions of conjugation, boundary conditions and normalization condition

$$\begin{aligned} v_{(2)}(x, y, t_j) &= v_{(1)}(x, y, t_{j+1}), \quad j = \overline{0, N_t - 2}, \\ v_{(2)}(x, y, 0) &= u_0(x, y), \quad (x, y) \in \overline{\emptyset}_{h_x h_y}; \\ v_{(\alpha)}^j &= \mu(x, y, t_j), \quad \alpha = 1, 2, (x, y) \in \gamma^a; \\ \varphi_1 + \varphi_2 &= f \end{aligned}$$

# **Problem HCE:** parallelization scheme




## **Parallel Technologies**



## **OpenMP** realization of parallel algorithm

## **OpenMP** (Open specifications for Multi-Processing)

**OpenMP** (**Open specifications for M**ulti-**P**rocessing) is an API that supports multi-platform shared memory multiprocessing programming in **Fortran**, **C**, **C++**.



## **OpenMP** (Open specifications for Multi-Processing)

Library

routines

```
#include <stdio.h>
1.
2.
     #include <omp.h>
3.
4.
     int main (int argc, char *argv[]) {
5.
        const int N = 1000;
        int i, nthreads;
6.
7.
        double A[N];
8.
        nthreads = omp_get_num_threads();
9.
        printf("Number of thread = %d \ln, nthreads);
10.
11.
     #pragma omp parallel for
12.
     for (i = 0; i < N; i++) {
13.
         A[i] = function(i);
      }
14.
15.
      return 0;
16. }
```

Use flag **-openmp** to compile using Intel compilers: **icc –openmp code.c –o code** 

#### Compiler directive

## **OpenMP realization: Multiple CPU cores that share memory**

Table 2. OpenMP realization problem 1:execution time and acceleration ( CPU Xeon K100 KIAM RAS)

Number of threads	Time (sec)	Acceleration
1	84.64439	1
2	46.93157	1,80357
4	23.46677	3,60699
6	17.19202	4,92347
8	14.08791	6,0083
10	12.47396	6,78569

## **OpenMP realization:** Intel® Xeon Phi<sup>TM</sup> Coprocessor


Compiling: icc -openmp -O3 -vec-report=3 -mmic algLocal\_openmp.cc –o alg\_openmp\_xphi

**Table 3.** OpenMP realization: Execution time and Acceleration(Intel Xeon Phi, LIT).

$N_x \times N_y$	Time CPU [sec]	Time Xeon Phi [sec]	Acceleration
500×500	33.976	4.489	7,568
1000×1000	143.693	14.632	9,82
2000×2000	595.058	54.229	10,973
3000×3000	1349.978	123.998	10,887
4000×4000	2406.355	229.664)	10,477

## **OpenMP realization:** Intel® Xeon Phi<sup>TM</sup> Coprocessor **Optimizations**


The **KMP\_AFFINITY** Environment Variable: The Intel<sup>®</sup> OpenMP\* runtime library has the ability to bind OpenMP threads to physical processing units. The interface is controlled using the **KMP\_AFFINITY** environment variable.



KMP_AFFINITY	compact	scatter	balanced
Execution time (sec)	10.85077	13.24356	10.46549
	Source:		
		https://software.intel.com/	

## CUDA (Compute Unified Device Architecture) programming model, CUDA C

## **CUDA (Compute Unified Device Architecture)** programming model, CUDA C




#### Source:

http://blog.goldenhelix.com/?p=374




#### CUDA (Compute Unified Device Architecture) programming model




Source:

http://www.realworldtech.com/includes/images/articles/g100-2.gif

## **Device Memory Hierarchy**



## **Function Type Qualifiers**



#### **Threads and blocks**





#### int tid = threadIdx.x + blockIdx.x \* blockDim.x



## Scheme program on CUDA C/C++ and C/C++

CUDA	C / C++			
1. Memory allocation				
<pre>cudaMalloc (void ** devPtr, size_t size);</pre>	void * malloc (size_t size);			
2. Copy variables				
<pre>cudaMemcpy (void * dst, const void * src, size_t count, enum cudaMemcpyKind kind);</pre>	<pre>void * memcpy (void * destination,</pre>			
copy: host $\rightarrow$ device, device $\rightarrow$ host, host $\leftrightarrow$ host, device $\leftrightarrow$ device				
3. Function call				
<pre>kernel &lt;&lt;&lt; gridDim, blockDim &gt;&gt;&gt; (args);</pre>	double * Function (args);			
4. Copy results to host				
cudaMemcpy (void $*$ dst, const void $*$ src, size_t count, device $\rightarrow$ host);				



## Compilation


## **Compilation tools are a part of CUDA SDK** •NVIDIA CUDA Compiler Driver NVCC

## •Full information http://docs.nvidia.com/cuda/cuda-compiler-driver -nvcc/#axzz37LQKVSFi

nvcc -arch=compute\_35 test\_CUDA\_deviceInfo.cu -o test\_CUDA -o deviceInfo




## **Some GPU-accelerated Libraries**



Source: https://developer.nvidia.com/cuda-education. (Will Ramey ,NVIDIA Corporation)

# **Problem HCE:** parallelization scheme



# **Problem HCE: CUDA realization**

**Initialization:** parameters of the problem and the computational scheme are copied in constant memory GPU. Initialization of descriptors: cuSPARSE functions Calculation of array elements lower, upper and main diagonals and right side of SLAEs (1) : Kernel\_Elements\_System\_1 <<< blocks, threads>>>() Parallel solution of (Ny-2) SLAEs in the direction x using cusparseDgtsvStridedBatch() Calculation of array elements lower, upper and main diagonals and right side of SLAEs (1) : Kernel\_Elements\_System\_2 <<<blocks, threads>>>() Parallel solution of (Nx-2) SLAEs in the direction x using cusparseDgtsvStridedBatch()


# **CUDA realization of parallel algorithm:** efficiency of parallelization

 Table 1. CUDA realization: Execution time and Acceleration

$N_x \times N_y$	Time CPU	Time GPU	Acceleration
	[sec]	[sec]	
500×500	33.976	4.149	8,189
1000×1000	143.693	11.333	12,679
2000×2000	595.058	36.757	16,188
3000×3000	1349.978	100.570	13,423
4000×4000	2406,355	140.718	17,103


• L is a linear differential operator acting on u(x, y, t):

#### **Problem HCE :** analysis of results



# Hybrid Programming: MPI+CUDA: on the Example of GIMM FPEIP Complex

**GIMM FPEIP**: package developed for simulation of thermal processes in materials irradiated by heavy ion beams



Alexandrov E.I., Amirkhanov I.V., Zemlyanaya E.V., Zrelov P.V., Zuev M.I., Ivanov V.V., Podgainy D.V., Sarker N.R., Sarkhadov I.S., Streltsova O.I., Tukhliev Z. K., Sharipov Z.A. (LIT)

**Principles of Software Construction for Simulation of Physical Processes on Hybrid Computing Systems (on the Example of GIMM\_FPEIP Complex)** // Bulletin of Peoples' Friendship University of Russia. Series "Mathematics. Information Sciences. Physics". — 2014. — No 2. — Pp. 197-205.

#### **GIMM FPEIP : package for simulation of thermal processes** in materials irradiated by heavy ion beams

To solve a system of coupled equations of heat conductivity which are a basis of the thermal spike model in cylindrical coordinate system

• L is a linear differential operator acting on u(x, y, t):




• L is a linear differential operator acting on u(x, y, t):

L is a linear differential operator acting on u(x, y, t):







#### **GIMM FPEIP: Logical scheme of the complex**



# **Using Multi-GPUs**



#### MPI, MPI+CUDA ( CICC LIT, K100 KIAM)



# Hybrid Programming: MPI+OpenMP, MPI+OpenMP+CUDA

MultiConfigurational Ttime Dependnet Hartree (for) Bosons

Ideas, methods, and parallel implementation of the MCTDHB package: Many-body theory of bosons group in Heidelberg, Germany http://MCTDHB.org **MCTDHB founders:** 

Lorenz S. Cederbaum, Ofir E. Alon, Alexej I. Streltsov

Since 2013 cooperation with LIT: the development of new hybrid implementations package

The MultiConfigurational TtimeDependnetHartree (for) Bosons method: PRL <u>99</u>, 030402 (2007), PRA <u>77</u>, 033613 (2008) It solves TDSE numerically exactly – see for benchmarking PRA <u>86</u>, 063606

#### **Time-Dependent Schrödinger equation governs the physics of trapped ultra-cold atomic clouds**

$$i\mathbb{A} \frac{\partial}{\partial t} \Psi(\mathbf{x}, t) = \hat{\mathbb{H}} \Psi(\mathbf{x}, t)$$
$$\hat{\mathbb{H}} = \sum_{i=1}^{N} \left( -\frac{1}{2m} \nabla_{\mathbf{x}_{i}}^{2} + V(\mathbf{x}_{i}, t) \right) + \sum_{i < j}^{N} \lambda_{0} W(\mathbf{x}_{i}, \mathbf{x}_{j}, t)$$

One has to specify initial condition  $\Psi(\mathbf{x}, t = \mathbf{0}) = \Psi(\mathbf{r}_1, \mathbf{r}_2, \dots, \mathbf{r}_N, t = \mathbf{0})$ 


and propagate  $\Psi(\mathbf{x}, t) \rightarrow \Psi(\mathbf{x}, t + \Delta t)$ 

To solve the Time-Dependent Many-Boson Schrödinger Equation we apply the MultiConfigurational TtimeDependnetHartree (for) Bosons method: PRL <u>99</u>, 030402 (2007), PRA <u>77</u>, 033613 (2008) It solves TDSE numerically exactly – see for benchmarking PRA <u>86</u>, 063606 (2012)

## All the terms of the Hamiltonian are under experimental control and can be manipulated




BECs of alkaline, alkaline earth, and lanthanoid atoms (<sup>7</sup>Li, <sup>23</sup>Na, <sup>39</sup>K, <sup>41</sup>K, <sup>85</sup>Rb, <sup>87</sup>Rb, <sup>133</sup>Cs, <sup>52</sup>Cr, <sup>40</sup>Ca, <sup>84</sup>Sr, <sup>86</sup>Sr, <sup>88</sup>Sr, <sup>174</sup>Yb, <sup>164</sup>Dy,



Magneto-optical

tra

 $\rightarrow \mathbf{V}(r,t)$ 




The interatomic interaction can be widely varied with a magnetic Feshbach resonance... (Greiner Lab at Harvard.)

**1D-2D-3D:** Control on dimensionality by changing the aspect ratio of the

 $\mathbf{V}(x, y, z) = \frac{1}{2}m\omega_x^2 x^2 + \frac{1}{2}m\omega_y^2 y^2 + \frac{1}{2}m\omega_z^2 z^2$ 

# **Dynamics N=100: sudden displacement of trap and sudden quenches of the repulsion in 2D**

<u>arXiv:1312.6174</u>



Two generic regimes: (i) non-violent (under-a-barrier) and (ii) Explosive (over-a-barrier)

#### Conclusion

**Modern development of computer technologies** (multi-core processors, GPU, coprocessors and other) require the development of new approaches and technologies for parallel programming. **Effective use of high performance computing** systems allow accelerating of researches, engineering development and creation of a specific device.

# Thank you for attention!

