Advanced x86:

BIOS and System Management Mode Internals Reset Vector

Xeno Kovah && Corey Kallenberg LegbaCore, LLC



All materials are licensed under a Creative Commons "Share Alike" license. http://creativecommons.org/licenses/by-sa/3.0/

You are free:



to Share — to copy, distribute and transmit the work

to Remix - to adapt the work

Under the following conditions:



Attribution — You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).



Share Alike — If you alter, transform, or build upon this work, you may distribute the resulting work only under the same, similar or a compatible license.

Attribution condition: You must indicate that derivative work

"Is derived from John Butterworth & Xeno Kovah's 'Advanced Intel x86: BIOS and SMM' class posted at http://opensecuritytraining.info/IntroBIOS.html"

Reset Vector Execution Environment



Real-Address Mode (Real Mode)

- The original x86 operating mode
- Referred to as "Real Mode" for short
- Introduced way back in 8086/8088 processors
- Was the only operating mode until Protected Mode (with its "virtual addresses") was introduced in the Intel 286
- Exists today solely for compatibility so that code written for 8086 will still run on a modern processor
 - Someday processors will boot into protected mode instead
- In the BIOS' I have looked at, the general theme seems to be to get out of Real Mode as fast as possible
- Therefore we won't stay here long either

E6400 Registers at Reset

Name	Value
EAX	0000000
EBX	0000000
ECX	0000000
EDX	00010676*
EBP	0000000
ESI	0000000
EDI	0000000
ESP	0000000
CS	F000
DS	0000
SS	0000
ES	0000
FS	0000
GS	0000
EIP	0000FFF0
EFLAGS	0000002

Processor State After Reset

- EAX, EBX, ECX, EBP, ESI, EDI, ESP are all reset to 0
- EDX contains the CPU stepping identification information
 - Same info returned in EAX when CPUID is called with EAX initialized to '1'
 - *This will vary of course, the value in the table to the left corresponds to the Core2Duo inside the E6400
- The base registers are 0 with the exception of CS which is initialized with F000
- EIP (or IP since it's 16-bit mode) is initialized with (0000)FFF0
 - CS:IP = F:FFF0h
- EFLAGS is 0000002h
 - Only hard-coded bit 1 is asserted
 - If I were sitting at a breakpoint at the entry vector, then bit 16 (resume flag) would be asserted indicating that debug exceptions (#DB) are disabled.

Processor State After Reset: Control Registers (CRs)



Reserved

Most notable bits are high-lighted

- Control registers CR2, CR3, and CR4 are all 0
- CR0 is 6000_0010h (likely since Pentium)
- Paging (bit 31) is disabled
 - All linear addresses are treated as physical addresses
- Protection Enable (bit 0) is 0
 - 0 indicates that we are in Real Mode
 - 1 indicates we are in Protected Mode
- All the other bits are 0



Reset Vector



Reset Vector Decoding



But in fact it's from the SPI flash

Aside: Forensics People

- If the top of memory always contains a memory-mapped copy of part of the SPI flash chip, that means it should theoretically show up in memory forensic dumps (e.g. those given out by memory forensic challenges)
- I've never had time to test this, but you should see if you can go grab some memory forensics dumps and determine whether there is a complete copy of the BIOS in the memory dump, or only a partial copy (and if partial, where it ends)
 - Probably should start by testing on a system you have known BIOS dump for
 - As I mentioned before, virtual machines have virtual BIOSes, so you could also determine if the dump was taken off a virtual machine by comparing against some virtual BIOSes
- Let me know what you find! :)
 - A volatility plugin to carve BIOS out of memdumps would be cool ³
 - IIRC someone might have done this now, but I can't find the link again...

RW - Re	ad & Writ	e Utility v1	.4.9.7	-			-	
See S	pecific V	Vindow I	Help					
a sumi	index	index	1011			SPDI 107		
			space (ind	EX COLO		M (smbi	MSR	ACPI
PCI					_			
TI AG	bin	21	-	byte	word dw	ord 🚦	$\mathbf{\Omega}$	
P In				8bit	16bit 82	bit 🦺		
IC 00 E)ovice 1E	Eunction	00 - Intol	Corporati	on ISA Br	idao		
43 00, L	PEVICE II.	, r unction	oo mer	corporad	01107.01	luge		
216	0100	0302	0504	0706	0908	OBOA	0D0C	0F0E
00	8086	2917	0107	0210	0003	0601	0000	0080
10	0000	0000	0000	0000	0000	0000	0000	0000
20	0000	0000	0000	0000	0000	0000	1028	0233
30	0000	0000	00E0	0000	0000	0000	0000	0000
40	1001	0000	0080	0000	1081	0000	0010	0000
50	0000	0000	0000	0000	0000	0000	0000	0000
60	8A83	8A8B	00D1	0000	838A	808B	00F8	0000
70	0000	0000	0000	0000	0000	0000	0000	0000
80	0000	3C04	0901	007C	0000	0000	0C81	003C
90	0000	0000	0000	0000	0000	0000	0000	0000
A0	0E20	0000	0239	0080	1C2B	004A	0300	4000
BO	0000	00F0	0000	0000	0008	0001	0000	0000
C0	0000	0000	0000	0000	0000	0000	0000	0000
D0	0000	0000	0000	0000	FFCC	0000	0008	0000
E0	0009	100C	0200	03C4	0001	0000	0000	0000
EO	8001	FED1	0000	0000	0E86	0003	0000	0000

- Let's look at some of the decoding (routing) of the BIOS to memory
- Open RW Everything and click on the PCI tab to open up the PCI window
- Click the drop-down tab and select Bus 00, Device 1F, Function 00
- This is the LPC device
- Click on the Word 16 bit button to arrange the PCI configuration registers into 16-bit words
- Notice word offset D8-D9h

FWH_DEC_EN1—Firmware Hub Decode Enable Register (LPC I/F—D31:F0)

)ffset)efault	Address: D8h-D9h t Value: FFCFh	Attribute: Size:	R/W, RO 16 bits
Bit		Description	
15	FWH_F8_EN — RO. This ranges, and one 128-KB memory range. 0 = Disable 1 = Enable the following r FFF80000h - FFFFFF FFB80000h = FFBFFFF	bit enables decoding two 512 ranges for the Firmware Hub Fh	-KB Firmware Hub memory
14	FWH_F0_EN — R/W. This ranges. 0 = Disable. 1 = Enable the following r FFF00000h - FFF7FFF EFB00000h - FFB7FFF	s bit enables decoding two 51 ranges for the Firmware Hub: FFh	2-KB Firmware Hub memory
	FWH_E8_EN — R/W. Thi ranges.	e bit enables decoding two 51	2 KB Firmware Hub memory

Note: "FWH" is substituted with "BIOS" in the above in the newer datasheets

- Offset D8-D9h is FWH_DEC_EN1
- As stated, this controls the decoding of ranges to the FWH
- If your system uses SPI and not a Firmware Hub (and it does since FWH is very rare), it still decodes to the SPI BIOS
- We want bit 14 which decodes FFF0_0000h – FFF7_FFFFh





📙 RW - Re	ead & Write	e Utility v1	.4.9.7				-	
Access S	Specific V	Vindow I	Help					
	idex) 📟	lindex	Space Ind	SIO)				
E PCI								
			X 🗖	byte 8bit	word dwo	ord 🧵	0	
Bus 00, D	Device 1F,	, Function	00 - Intel	Corporati	on ISA Br	dge		•
216	0100	0302	0504	0706	0908	0B0A	0D0C	0F0E
00	8086	2917	0107	0210	0003	0601	0000	0080
10	0000	0000	0000	0000	0000	0000	0000	0000
20	0000	0000	0000	0000	0000	0000	1028	0233
30	0000	0000	00E0	0000	0000	0000	0000	0000
40	1001	0000	0080	0000	1081	0000	0010	0000
50	0000	0000	0000	0000	0000	0000	0000	0000
60	8A83	8A8B	00D1	0000	838A	808B	00F8	0000
70	0000	0000	0000	0000	0000	0000	0000	0000
80	0000	3C04	0901	007C	0000	0000	0C81	003C
90	0000	0000	0000	0000	0000	0000	0000	0000
A0	0E20	0000	0239	0080	1C2B	004A	0300	4000
BO	0000	00F0	0000	0000	0008	0001	0000	0000
C0	0000	0000	0000	0000	0000	0000	0000	0000
D0	0000	0000	0000	0000	FFCC	0000	0008	0000
E0	0009	100C	0200	03C4	8001	0000	0000	0000
F0	8001	FED1	0000	0000	0F86	0003	0000	0000

- Reset it back to 0xFFCC
- Couple of notes:
- Your original values may differ since BIOS flips them on and off as the developers decided necessary
- Bit 15 is Read Only and <u>always</u> asserted

Mini-data-collection Lab: Reset Vector in BIOS Binary

🗋 🚵 🕶 🔙 🗋	mut	H	+ +	16		-	AN	SI		-	he	x		-				
e6400_bios_	A29.	bin																
Offset(h)	00	01	02	03	04	05	06	07	08	09	OA	0B	oc	OD	0E	OF		
003FFF70	FF	FF	00	00	FD	9F	01	FF	78	00	00	FF	FF	FF	00	00	ŷŷýŸ.ÿxÿÿÿ	
003FFF80	EA	87	FF	00	00	08	00	B8	10	00	8E	D8	8E	CO	8E	EO	ê‡ÿ,ŽøŽÀŽà	
003FFF90	90	EA	FO	FF	30	00	00	00	00	00	00	00	00	00	00	00	.êðÿ0	
003FFFA0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
003FFFB0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
003FFFC0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
003FFFD0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
003FFFE0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
003FFFF0	E9	3D	FE	00	00	00	00	00	00	00	00	00	00	00	00	00	é=þ	
fset: 0											1						Overwrite	

- If we dump the BIOS and look at it in a hex editor, at the end of the file we will see a jump instruction (near, relative jump)
- The chipset aligns the flash so that the limit of the BIOS region (always either the only/last region on the flash) aligns with address FFFF_FF0h
- The CPU executes these instructions in 16-bit Real Mode

Real Mode Memory

- 16-bit operating mode
- Segmented memory model
- When operating in real-address mode, the default addressing and operand size is 16 bits
- An address-size override can be used in real-address mode to enable access to 32-bit addressing (like the extended general-purpose registers EAX, EDX, etc.)
- However, the maximum allowable 32-bit linear address is still 000F_FFFH (2²⁰-1)
- So how can it address FFFF_FF0h?
 - We'll answer that in a bit

Real Mode Addressing: Segment Registers



Figure 20-1. Real-Address Mode Address Translation

- CS, DS, SS, ES, FS, GS
- Only six segments can be active at any one time
- 16-bit segment selector contains a pointer to a memory segment of 64 Kbytes (max)
- 16-bit Effective address can access up to 64KB of memory address space
- Segment Selector combines with effective address to provide a 20-bit linear address
- So an application running in real mode can access an address space of up to 384 KB at a time (including stack segment) without switching segments

Real Mode Addressing



Figure 20-1. Real-Address Mode Address Translation

1234:5678	=		12340H
		+	5678H
			179B8H

- As shown in Figure 20-1 in the Intel SW Developers guide
- The Segment Selector (CS, DS, SS, etc.) is left-shifted 4 bits
- The 16-bit Segment Selector is then added to a 16-bit effective address (or offset if you will) within the segment
- Remember, upon entry into the BIOS, all linear addresses are translated as physical (per CR0)

Real Mode Addressing Problem: Overlap



- Addresses in different
 segments can overlap
- Given such a limited environment it's no wonder we want to choose a different operating mode as soon as possible

F:FFF0 != FFFF:FFF0

- Every segment register has a "visible" part and a "hidden" part.
- Intel sometimes refers to the "hidden part" as the "descriptor cache"
- It's called "cache" because it stores the descriptor info so that the processor doesn't have to resolve it each time a memory address is accessed

Visible Part	Hidden Part	
Segment Selector	Base Address, Limit, Access Information	0
		5
		1
		E
		F
		0

Figure 3-7. Segment Registers

Descriptor Cache

- "When a segment selector is loaded into the visible part of a segment register, the processor also loads the hidden part of the segment register with the base address, segment limit, and [access information] from the segment descriptor pointed to by the segment selector."
- Real Mode doesn't have protected mode style access-control so the [access information] part is ignored
- This means that the hidden part isn't modified until <u>after</u> a value is loaded into the segment selector
- So the moment CS is modified, the CS.BASE of FFFF_0000H is replaced with the new value of CS (left shifted 4 bits)

CS.BASE + EIP

- CS.BASE is pre-set to FFFF_0000H upon CPU reset/power-up
- EIP set to 0000_FFF0H
- So even though CS is set to F000H, CS.BASE+EIP makes FFFF_FF0H
- So when you see references to CS:IP upon power-up being equal to F:FFF0h, respectively, now you know how what it really means and how it equates to an entry vector at FFFF_FF0h



Reset Vector

- So upon startup, while the processor stays in Real Mode, it can access only the memory range FFFF_0000h to FFFF_FFFh.
- If BIOS were to modify CS while still in Real Mode, the processor would only be able to address 0_0000h to F_FFFh.
 - PAM0 helps out by mapping this range to high memory (another decoder)
- So therefore if your BIOS is large enough that it is mapped below FFFF_0000H and you want to access that part of it, you best get yourself into Protected Mode ASAP.
 - And this is typically what they do



Graph overview

Analyzing any x86 BIOS Binary

- With UEFI we can usually skip straight to analyzing code we care about.
- But what if you want to analyze a legacy BIOS, or some other non-UEFI x86 BIOS like CoreBoot?
- In that case you may need to do as the computer does, and really read starting from the first instruction
- The subsequent slides provide the generic process to do that

A dream deferred

• We're going to hold off on the rest of the entry vector analysis for now, and go back to it later if we have time.

- We never have time ;)

- I left the slides in here for if you want to try to go through an equivalent process
 - Note: I know the slides are a little hard to follow and occasionally make jumps in intuition. I've been wanting to clean these up from John's version, but haven't had time

1: Disassemble the BIOS Binary

ad a new file Load <u>f</u> ile C:\Users\jo	ohnb\Desktop\BIOS_C	lass\Labs\labs\IDA-Get-to-Prot-M
Binary file		
Processor type		
Intel 80x86 process	ors: metapc	▼] Set
Loading segment	0x00000000	Analysis Enabled
Loading <u>o</u> ffset	0x0000000	Indicator enabled
Options V Create segme V Load as code	ents e segment	Kernel options1
Rename DLL Manual load	entries	Kernel options2
Loading optic	segments	Processor options
System <u>D</u> LL director	y C:\Windows	
ОК	Cancel	Help

- Acquire a dump of the BIOS flash from a tool like Flashrom or Copernicus and open it in IDA
- Intel 80x86 metapc setting is fine regardless of IDA version
- Choose to disassemble in 32-bit mode
- Not a typo, most BIOS' jump into 32-bit protected mode as soon as possible
 - If your BIOS is much older, just edit the segment to 16-bit
- I have the full version of IDA Pro but am using Free version 5.0 to show you that this works with that version
- Other debuggers like OllyDbg should also work

FIXME

• Update procedure for new IDA demo 6.6

2: Rebase the Program

IDA View-A	
* seq000:0019FFDD	db 0
* seq000:0019FFDE	db 0
* seg000:0019FFDF	db 0
* seq000:0019FFE0	db 0
* seq000:0019FFE1	db 0
* seq000:0019FFE2	db 0
* seq000:0019FFE3	db 0
* seq000:0019FFE4	db 0
* seq000:0019FFE5	db 0
* seq000:0019FFE6	db 0
* seq000:0019FFE7	db 0
* seq000:0019FFE8	db 0
* seq000:0019FFE9	db 0
* seq000:0019FFEA	db 0
* seq000:0019FFEB	db 0
* seq000:0019FFEC	db 0
* seq000:0019FFED	db 0
* seq000:0019FFEE	db 0
* seg000:0019FFEF	db 0
* seq000:0019FFF0	db 0E9h ; T
* seq000:0019FFF1	db 3Dh ; =
* seq000:0019FFF2	db ØFEh ; ;
* seq000:0019FFF3	db 0
* seg000:0019FFF4	db Ø
* seq000:0019FFF5	db 0
* seq000:0019FFF6	db 0
* seq000:0019FFF7	db 0

- First thing we're going to do is rebase the program
- We know the entire image of this BIOS is mapped to memory so that its upper address boundary is at FFFF_FFFFh with the entry vector at FFFF_FFF0h
- Let's touch these up to reflect this

2.1: Rebase the Program

File Edit Jump Search	View Options Win	dows Help	
Copy Begin selection Select identifier	Ctri+Ins Alt+L hift+Enter	Text	• •
A 0101 Code COD Data 0101 Data 0101 Struct var "\$" Strings	C Alt+Q	* # * * 5 M	K 1-1 ~ (
 Array Undefine Rename 	Num * rts 📴 I U N	nports N Names 7 db 0	Functions ""
Operand type Comments		db 0 db 0	
Segments Structs Functions Other	Create Edit se Delete Move	segment gment segment current segment	Alt+S
* seg000:3F * seg000:3F * seg000:3F * seg000:3F * seg000:3F	FEF Rebas	e program je segment translation. je segment register val fault segment register	 ue Alt+G value

If you encounter a size-related error, open the binary file with a hex editor (like HxD) and delete the last byte. Then re-open the binary in IDA and rebase it. Still treat it like it were its original size.

- In this lab our file contains only the BIOS portion of the flash.
- The value to enter is:
- 4 GB (Size of BIOS Binary)
- For this lab it is 0xFFE60000
 (for BIOS Length 1A0000h)
- Example: If you had a 2 MB BIOS binary you would rebase the program to FFE0_0000h
- The idea is for the entry vector at FFFF_FF0h in memory to be displayed in IDA at linear address FFFF_FF0h

2.2: Rebase the Program

IDA View-A	Hex View	v-A 🎦 Expor	ts 🛱 Imports	Name Name	nes 👔	Fu	inctions
E IDA View-	۵						
		FFFFF			0		
	Seguou:FF	FFFFE0		an de	0		
	Segues:FF			db	0		
1 24	Seyeee.FF			db	0		
	Segues.FF	FFFFE		db	0		
	Seyuuu.rr	FFFFER		db	0		
	Seyooo.rr			db	0		
	Seyuuu.rr	FFFFE		db	0		
	Segue.rr			db	0		
	500000.FF	FFFFFF		db	0		
	conddd-FF	FFFFF		db	GEOD		т
	500000.FF	EEEEE1		db	206	2	<u>.</u>
	500000.FF	FFFFF2		db	GEED	2	1
	500000-FF	FFFFF3		db	G	2	1
	500000-FF	FFFFF		db	G		
	Segaga-FF	FFFFF5		db	9		
	segues:FF	FFFFF6		db	9		
	segaga.FF	FFFFF7		db	9		
	Segaga-FF	FFFFF8		db	9		
	Segana:FF	FFFFF9		db	G		
	Segana:FF	FFFFFA		db	ß		
	SegAAA:FF	FFFFFR		db	ß		
	seg000:FF	FFFFFC		dh	ß		
	50000:FF	FFFFFD		dh	ß		
•	seq000:FF	FFFFFE		db	9		
	seg000:FF	FFFFFE se	g 0 0 0	end	ls		
	•					III	
	003FFFF0	FFFFFFF0: seg	000:FFFFFFF0				

- You know you have done it right when you see executable instructions at FFFF_FF0h, such as:
- E9 3D FE
- E9 is a relative JMP instruction (JMP FE3Dh)
- Note: The JMP instruction may be preceded by a WBINVD instruction or a couple NOP instructions
 - In this case, these instructions will be at FFFF_FF0h instead of the JMP
- There always will be a JMP
 here following those

3. Determine IDA Segments: Manually Analyze the Reset Vector JMP

🖹 IDA View-A 🔛 Hex View-A 髄 Exports 🔀 Imports N	Names 🗿 Functions 🖤
Seguuu:FFFFFE6	db U
Seguuu:FFFFFE/	db U
Seguuu:FFFFFE8	db U
Seguuu:FFFFFE9	db U
seg000:FFFFFEA	db Ø
seg000:FFFFFEB	db Ø
seg000:FFFFFEC	db Ø
seg000:FFFFFED	db 0
seg000:FFFFFEE	db 0
seq000:FFFFFFF	db 0
* seg000:FFFFFFF	db 0E9h ; T
* seg000:FFFFFF1	db 3Dh ; =
* seq000:FFFFFF2	db OFEh ; ;
seg000:FFFFFF3	db Ø
* seg000:FFFFFF4	db Ø
* seg000:FFFFFF5	db 0
* seg000:FFFFFF6	db 0
* seg000:FFFFFF7	db Ø
seg000:FFFFFF8	db 0
* seg000:FFFFFF9	db 0
seq000:FFFFFFA	db 0
* seq000:FFFFFFB	db Ø
seq000:FFFFFFC	db Ø
* seg000:FFFFFFD	db Ø
* seq000:FFFFFFE	db 0
seq000:FFFFFFE seq000	ends
•	
003FFFF0 FFFFFF0: seg000:FFFFFFF0	

- So now we want to create some IDA segments to help us (and IDA) interpret the disassembly
- One goal is to keep the 16-bit segment that contains the entry vector as small as possible
 - From experience, BIOS takes a FAR JMP away from here after entering protected mode
- JMP FE3Dh is relative to the address following the JMP:
- FFFF_FF3h, in this case

3.1: JMP rel16

JMP—Jump					
Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
EB cb	JMP rel8	D	Valid	Valid	Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits
E9 cw	JMP rel16	D	N.S.	Valid	Jump near, relative, displacement relative to next instruction. Not supported in 64-bit mode.
E9 cd	JMP rel32	D	Valid	Valid	Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits

- The address following our JMP instruction is FFFF_FF3h
 - We'll treat it like a 64KB segment (FFF3h) for easier readability
 - Technically it is a 64KB segment so we don't have to worry about this assumption throwing off our calculation
- Take the 2's compliment of the operand in the JMP FE3Dh instruction:
 - 1. (FE3Dh 1) = FE3Ch
 - 2. ~FE3Ch = 01C3h
- Subtract this displacement from the address following the JMP instruction to find the destination:
- FFF3h 01C3h = **FE30h**

3.2: Determine Segment Boundary

seg	000:FFFFFDFD
seg	000:FFFFFDFE
seg	000:FFFFFDFF
seg	000:FFFFFE00
seg	000:FFFFFE01
seg	000:FFFFFE02
seg	000:FFFFFE03
seg	000:FFFFFE04
seg	000:FFFFFE05
seg	000:FFFFFE06
seg	000:FFFFFE07
seg	000:FFFFFE08
seg	000:FFFFFE09
seg	000:FFFFFE0A
seg	000:FFFFFE0B
seg	000:FFFFFE0C
seg	000:FFFFFE0D
seg	000:FFFFFE0E
seg	000:FFFFFE0F
seg	000:FFFFFE10
seg	000:FFFFFE11
seg	000:FFFFFE12
seg	000:FFFFFE13
seq	UUU:FFFFFE14

dh	AFFh		
db	OFFh		
db	OFEN		
-db	b b b		D.
uu	4411	9	D
dD	65N	5	e
db	6Ch	5	1
db	6Ch	;	1
db	20h		
db	53h	÷	S
db	79h	÷	y
db	73h	;	S
db	74h	-	t
db	65h	÷	е
db	6Dh	;	п
db	20h		
db	4Ch	÷.	L
db	61h	÷	а
db	74h	;	t
db	69h	;	i
db	74h	-	t
db	75h	÷	u
db	64h	;	d
db	65h	;	е
db	20h		

- So we know the destination of the JMP at the entry vector is FFFF_FE30h
- We can now make an assumption that the address FFFF_FE00h can serve as a segment boundary for us
- Our goal is to keep the segment containing the entry JMP as small as possible
- The assumption is that code will be aligned and will take a far JMP to a lower address space
- This assumption is based on experience, but could vary
- Remember these are segments to help IDA translate our disassembly, not necessarily mimic the system

4: Create Initial 16-bit Segment



db

db

db

dh db

db

db db

db

db

db

db

db

db

dh

db db

db

db

db

db

db

db

db

- Edit -> Segments -> Create Segment
- Pick any segment name you want
- Class can be any text name
- 16-bit segment
- Start Address = 0xFFFFFE00
- End Address = 0xFFFFFFF
 - Remember: IDA Does not like the address FFFFFFF (-1) !!
 - Actually, according to IDA documentation, the 32-bit version of IDA doesn't "like" any address at or above FF00_0000h 🙁
- Base = 0x0FFFF000•
 - CS.BASE = FFFF 0000h on boot

VirtualAddress = LinearAddress -(Base << 4)FFFF:FFF0 -FFFO (Base << 4)

5: Identify Memory Model



- Once this segment is created, IDA "automagically" recognizes the destination of the entry vector jump
- What we see here is the BIOS preparing to enter protected mode
- Likely it will be using a flat memory model
- Note the '8' in the far jump operand
- That references the entry at offset 8 in the GDT
- Now let's look at that LGDT instruction

All of the following GDT information is also covered in Intermediate x86

5.1: LGDT Instruction

LGDT/LIDT—Load Global/Interrupt Descriptor Table Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 /2	LGDT m16&32	M	N.E.	Valid	Load <i>m</i> into GDTR.
0F 01 /3	LIDT m16&32	М	N.E.	Valid	Load <i>m</i> into IDTR.
0F 01 /2	LGDT m16&64	M	Valid	N.E.	Load <i>m</i> into GDTR.
0F 01 /3	LIDT m16&64	М	Valid	N.E.	Load <i>m</i> into IDTR.

- LGDT loads the values in the source operand into the global descriptor table register (GDTR)
- The operand specifies a 6-byte structure containing the size of the table (2-bytes) and a 4-byte pointer to the location of the table data
- The table data contains segment bases, limits, access rights
- More than likely it will be a single base of 0000_0000h and a limit of FFFF_FFFh
- If this is true, then they are using a Flat Memory Model
 - And you shall rejoice!
 - Really there is no point in not using the flat memory model, you can generally just assume they are

5.2: Import GDT/IDT Structures

A Vie	w-A 🔛 Hex View	-A 🎦 Exports	E Imports	Names	Functions	"" Strings	\$ Structures
<u>ا</u> ‡ ه	A X 4 TT			21.1.2			
000 000 000	; N : ; U : ;	rename str delete str	ucture or ucture me	structu mber 	re member		
000 002 004 005 006 006 008 008 008	GdTEntry limit_low base_low base_middle access granularity base_high GdTEntry	struc dw ? dw ? db ? db ? db ? db ? ends	; (sizeof	=0x8)			
000 000 000 002 003 003 003	, GdtPtr limit base GdtPtr ;	struc dw ? db ? ends	; (sizeof	=0x3)			
000 000 002 004 005 006 008 008 008	IdtEntry base_low sel always_0 flags base_high IdtEntry	struc dw ? dw ? db ? db ? dw ? ends	; (sizeof	=0x8)			
000 000 000 002 003	IdtPtr limit base IdtPtr	struc dw ? db ? ends	; (sizeof	=0x3)			

- You can import these structures into IDA by parsing the file "descriptors.h"
- Screenshot included so you can enter them manually if necessary
- IDT structures are also provided
- Importing structures like this is very useful for analyzing BIOS
- Legacy BIOS is filled with proprietary structure definitions
- Contrasted with UEFI structures which are defined in a publically-released

http://www.jamesmolloy.co.uk/tutorial_html/4.-The%20GDT%20and%20ID Pitan dard

5.3: Define GdtPtr



- Go to the address referenced by the operand to the LGDT instruction
- IDA will have already tried to interpret this and failed, undefine that
- Now define it as structure of type GdtPtr
- As per the structure definition, the first member is the size of the GDT table and the second is a pointer to the location of the GDT entries
- That pointer won't translate properly for us, but we can tell where the entries are defined just by looking at the value

5.4: Define GDT Entries



- We know it's location is in our 16-bit segment
- Manually go there by jumping to seg:FF00
- This is where the GDT entries are defined
- Look at the structure definition in peewee.h to interpret
- The table size is 0x78 bytes, but we only want the second entry into the table at offset 8:
- BASE = 0000_0000h
- LIMIT = FFFF_FFFh
- This is the flat memory model
- These descriptors will be used by the subsequent code so you can fill out the rest as needed

*There may be a superior way to set up our segments so that it all "just works" but I have not found it yet. Also, disregard the different segment names.

5.5: Full GDT

```
struct GdtEntry {
    uint16 limit_low; // The lower 16 bits of the limit.
    uint16 base_low; // The lower 16 bits of the base.
    uint8 base_middle; // The next 8 bits of the base.
    uint8 access; // Access flags
    uint8 granularity;
    uint8 base_high; // The last 8 bits of the base.
} Gdt Entry;
```

GdtEntry <0> GdtEntry <0FFFFh, 0, 0, 9Fh, 0CFh, 0> GdtEntry <0FFFFh, 0, 0, 93h, 0CFh, 0> GdtEntry <1000h, 0, 0C8h, 93h, 0, 0FEh> GdtEntry <0FFFFh, 0, 0, 93h, 0CFh, 0> GdtEntry <0FFFFh, 0, 0, 93h, 0, 0> GdtEntry <0FFFFh, 0, 0, 92h, 0CFh, 0> GdtEntry <0FFFFh, 0, 0, 92h, 0CFh, 0> GdtEntry <0FFFFh, 0E000h, 0FCh, 9Fh, 0, 0FFh> GdtEntry <0FFFFh, 0, 0FDh, 9Fh, 1, 0FFh>

- The GdtEntry structure definition in peewee.h can be used to interpret the GDT entries
- Each structure is 8 bytes in size
- The FAR JMP is referencing the second entry (offset 8)
- Base 0, Limit FFFF_FFFh

5.5: Full GDT

	Offset	Туре	Attributes	Values
0	0000	Reserved		H=00000000 L=00000000
1	0008	Code	P=1 G=1 D=1 C=1 R=1 A=1 L=0 DPL=0	B=00000000 L=FFFFFFFF
2	0010	Data	P=1 G=1 B=1 E=0 W=1 A=1 DPL=0	B=00000000 L=FFFFFFFF
3	0018	Data	P=1 G=0 B=0 E=0 W=1 A=1 DPL=0	B=FEC80000 L=00001000
4	0020	Data	P=1 G=1 B=1 E=0 W=1 A=1 DPL=0	B=00000000 L=FFFFFFFF
5	0028	Data	P=1 G=0 B=0 E=0 W=1 A=1 DPL=0	B=00000000 L=0000FFFF
6	0030	Code	P=1 G=0 D=0 C=1 R=1 A=1 L=0 DPL=0	B=000F0000 L=0000FFFF
7	0038	Data	P=1 G=0 B=0 E=0 W=1 A=1 DPL=0	B=00000000 L=0000FFFF
8	0040	Data	P=1 G=0 B=0 E=0 W=1 A=1 DPL=0	B=00000000 L=0000FFFF
9	0048	Data	P=1 G=0 B=0 E=0 W=1 A=1 DPL=0	B=00000000 L=0000FFFF
10	0050	Data	P=1 G=0 B=0 E=0 W=1 A=1 DPL=0	B=00000000 L=0000FFFF
11	0058	Data	P=1 G=1 B=1 E=0 W=1 A=0 DPL=0	B=00000000 L=FFFFFFFF
12	0060	Code	P=1 G=1 D=0 C=1 R=1 A=1 L=0 DPL=0	B=000EC000 L=0000FFFF
13	0068	Code	P=1 G=0 D=0 C=1 R=1 A=1 L=0 DPL=0	B=FFFCE000 L=0000FFFF
14	0070	Code	P=1 G=0 D=0 C=1 R=1 A=1 L=0 DPL=0	B=FFFD0000 L=0001FFFF

• Here is the entire GDT for reference. You don't need an expensive debugger to analyze BIOS (but it does save a lot of time)

6: Create the 32-bit BIOS segment

Copernicus_Log.txt

Determining si	ze of SPI flash chip
SPI Region 0	(Flash Descriptor) base = 00000000, limit = 00000fff
SPI Region 1	(BIOS) base = 00260000, limit = 003fffff
SPI Region 2	(Management Engine) base = 0000b000, limit = 0025ffff
SPI Region 3	(Gigabit Ethernet) base = 00001000, limit = 00002fff
SPI Region 4	(Platform Data) base = 00003000, limit = 0000afff
SPI Flash ch	ip size = 0x00400000

- Now create the 32-bit segment
- Start address is FFFF_FFFh <size of the BIOS region> + 1
 - FFFF_FFFh 1A_0000h in this example
 - SPI regions will be explained more during BIOS flash portion of the course
- End Address is our segment boundary Address
 - FFFF_FE00h in this example
- Base Address matches that of the GDT table, entry 8 (0000_0000h)



7: Touch up the Far Jump

<pre>seg001:FE30 ; Segment type</pre>	e: Regular
seg001:FE30 seg001	segment byte public '16bit' use16
seg001:FE30	assume cs:seg001
seg001:FE30	;org OFE30h
seg001:FE30	assume es:nothing, ss:nothing, ds:noth
seq001:FE30	
seq001:FE30 loc FFFFFE30:	; CODE XREF: s
seq001:FE30	db 66h
seq001:FE30	lqdt fword ptr cs:byte FFFFFF78
seq001:FE37	db 66h
seq001:FE37	lidt fword ptr cs:byte FFFFFFFF
seq001:FE3E	mov eax, cr0
seq001:FE41	or al, 1
seq001:FE43	mov cr0, eax
seg001:FE46	jmp short \$+2
seg001:FE48	mov ax, 10h
seq001:FE4B	mov ds, ax
seq001:FE4D	assume ds:nothing
seg001:FE4D	mov es, ax
seg001:FE4F	assume es:nothing
seg001:FE4F	mov fs, ax
seg001:FE51	assume fs:nothing
seg001:FE51	jmp large far ptr 8:0FFFF0100h
seq001:FE51 :	



- So we know that this is loading the descriptor entry at offset 8 in the GDT
- We can visually inspect the operand of this JMP to see that it's going to FFFF_0100h
- We can manually fix this operand
- Right click the operand and select 'Manual'
- Change it to:
- bios:FFFF0100h
- Uncheck 'Check Operand'
- A little ugly





- Converting the binary at FFFF_0100h to code provides you the entry point to the real BIOS initialization
- Up until this point everything we covered is pretty standard across many BIOSes
 - This applies to UEFI BIOS too
 - Even really old BIOS will basically follow the path we took, perhaps staying in real mode longer though
- From here on though, if legacy, it's completely proprietary to the OEM (data structures, etc.)
- By contrast, UEFI is standardized from head to toe

Why so Ugly? IDA Segments



- IDA can't combine 16-bit and 32-bit instructions in the same segment
- We could have created another 32-bit segment to account for the processor entering 32-bit protected mode
- But then we'd have to create 4 segments
- Not really necessary since we can visually inspect it and determine what's going on
- Fudging it is okay since the important stuff happens after all this

BIOS Reset Vector Analysis: Short Cut 1



- You can likely skip a few of the steps and make some assumptions to get to the initialization code faster:
- Open your BIOS binary file in IDA same as before
- Rebase the program, same as before
- Don't bother analyzing the entry vector JMP, just create a 16-bit segment the exact same as before, except:
 - Start Address: 0xFFFFFF0
 - We can count on IDA being smart enough to interpret this properly even though it makes our segment a little odd

BIOS Reset Vector Analysis: Short Cut 2

<pre>seg001:FE30 ; Segment type</pre>	: Regular
seg001:FE30 seg001	segment byte public '16bit' use16
seg001:FE30	assume cs:seg001
seg001:FE30	;org 0FE30h
seg001:FE30	assume es:nothing, ss:nothing, ds:nothi
seg001:FE30	
seg001:FE30 loc_FFFFFE30:	; CODE XREF: se
seg001:FE30	db 66h
seg001:FE30	lgdt fword ptr cs:byte_FFFFFF78
seg001:FE37	db 66h
seg001:FE37	lidt fword ptr cs:byte_FFFFFFFF
seg001:FE3E	mov eax, cr0
seg001:FE41	or al, 1
seg001:FE43	mov cr0, eax
seg001:FE46	jmp short \$+2
seg001:FE48	mov ax, 10h
seg001:FE4B	mov ds, ax
seg001:FE4D	assume ds:nothing
seg001:FE4D	mov es, ax
seg001:FE4F	assume es:nothing
seg001:FE4F	mov fs, ax
seg001:FE51	assume fs:nothing
seg001:FE51	jmp large far ptr 8:0FFFF0100n
seg001:FE51 ;	

Unginal operand: large rar pri 8:0FFFF0100h	
Operand large far ptr bios:0FFFF0100	-
Check approved	
Check operand	

- Follow the entry JMP
 - Notice that IDA automagically modified our segment so it begins at seg:FE30
- Manually touch up the FAR JMP same as before
- We could optionally create a 32-bit segment here just to ensure it has a base of 0h
 - <u>Assume</u> a flat memory model
- Now we can go to the real BIOS initialization code entry, just like before!
- This shortcut doesn't always work

Lab: Scratch the surface

- Repeat the process we just did for the E6400 BIOS on each of your BIOS dumps
- We'll see if there are any where it leads to early confusion

