
Workbook

Name	grade

Instruction for implementation

- Insert the correct answer using the function insert -> inscription



Assembly language instructions

Instruction		Evalenation
Op code	Operand	Explanation
LDD	<address></address>	Direct addressing. Load the contents of the given address to ACC.
LDX	<address></address>	Indexed addressing. Form the address from <address> + the contents of the index register. Copy the contents of this calculated address to ACC.</address>
STO	<address></address>	Store contents of ACC at the given address.
ADD	<address></address>	Add the contents of the given address to ACC.
CMP	<address></address>	Compare contents of ACC with contents of <address></address>
JPE	<address></address>	Following a compare instruction, jump to <address> if the compare was True.</address>
JPN	<address></address>	Following a compare instruction, jump to <address> if the compare was False.</address>
JMP	<address></address>	Jump to the given address.
OUT		Output to the screen the character whose ASCII value is stored in ACC.
END		Return control to the operating system.

10

(b) Trace the assembly language program using the trace table.

LDD	321
INC	
STO	323
LDI	307
INC	
STO	322
END	
320	
)	
1	
49	
36	
0	
0	
	INC STO LDI INC STO END 320 49 36

Trace table:

Accumulator		Memory	address	
	320	321	322	323
	49	36	0	0

8 The table shows assembly language instructions for a processor which has one general purpose register, the Accumulator (ACC) and an Index Register (IX).

Instruction		Ft
Op code	Operand	Explanation
LDD	<address></address>	Direct addressing. Load the contents of the given address to ACC.
LDX	<address></address>	Indexed addressing. Form the address from <address>+ the contents of the index register. Copy the contents of this calculated address to ACC.</address>
STO	<address></address>	Store contents of ACC at the given address.
ADD	<address></address>	Add the contents of the given address to ACC.
CMP	<address></address>	Compare contents of ACC with contents of <address></address>
JPE	<address></address>	Following a compare instruction, jump to <address> if the compare was True.</address>
JPN	<address></address>	Following a compare instruction, jump to <address> if the compare was False.</address>
JMP	<address></address>	Jump to the given address.
OUT		Output to the screen the character whose ASCII value is stored in ACC.
END		Return control to the operating system.

The diagram shows the contents of the main memory:

Main memory

0110 0100
0111 1100
1001 0111
0111 0011
1001 0000
0011 1111
0000 1110
1110 1000
1000 1110
1100 0010
J
1011 0101

(a) (i) Show the contents of the Accumulator after execution of the instruction:

	1	LDD	802		
Accumulator:					

[1]

© UCLES 2016	9608/11/O/N

11

	Ob 4b -		41	A			- 4	41		20
ш)	Snow the	contents of	tne.	Accumulator	anter	execution	OI	tne	Instruction	OI

			LDX 8	800					
Index Register:	0	0	0	0	1	0	0	1	
Accumulator:									
Explain how you a	rrived a	at vour	answe	r.					

© UCLES 2016 9608/11/O/N/16 [Turn over

Instruction Op code Operand		Funtamentam
		Explanation
LDD	<address></address>	Direct addressing. Load the contents of the given address to ACC.
LDX	<address></address>	Indexed addressing. Form the address from <address> + the contents of the index register. Copy the contents of this calculated address to ACC.</address>
STO	<address></address>	Store contents of ACC at the given address.
ADD	<address></address>	Add the contents of the given address to ACC.
CMP	<address></address>	Compare contents of ACC with contents of <address></address>
JPE	<address></address>	Following a compare instruction, jump to <address> if the compar was True.</address>
JPN	<address></address>	Following a compare instruction, jump to <address> if the compar was False.</address>
JMP	<address></address>	Jump to the given address.
OUT		Output to the screen the character whose ASCII value is stored in ACC.
END		Return control to the operating system.

(b) (i) Complete the trace table below for the following assembly language program. This program contains denary values.

12

100	LDD	800
101	ADD	801
102	STO	802
103	LDD	803
104	CMP	802
105	JPE	107
106	JPN	110
107	STO	802
108	OUT	
109	JMP	112
110	LDD	801
111	OUT	
112	END	
)
800	40	
801	50	
802	0	
803	90	

Selected values from the ASCII character set:

ASCII code	40	50	80	90	100
Character	(2	Р	z	d

Trace table:

ACC	I	Memory address									
ACC	800	801	802	803	OUTPUT						
	40	50	0	90							
	1										
	1										
	-										

[4]

© UCLES 2016 9608/11/O/N/16

Task 4.1

9 The table shows assembly language instructions for a processor which has one general purpose register, the Accumulator (ACC) and an index register (IX).

Ins	truction	Explanation							
Op code	Operand								
LDD	<address></address>	Direct addressing. Load the contents of the given address to ACC.							
LDX	<address></address>	Indexed addressing. Form the address from <address> + the contents of the index register. Copy the contents of this calculated address to ACC.</address>							
STO	<address></address>	Store contents of ACC at the given address.							
ADD	<address></address>	Add the contents of the given address to ACC.							
INC	<register></register>	Add 1 to the contents of the register (ACC or IX).							
DEC	<register></register>	Subtract 1 from the contents of the register (ACC or IX).							
CMP	<address></address>	Compare contents of ACC with contents of <address>.</address>							
JPE	<address></address>	Following a compare instruction, jump to <address> if the compare was True</address>							
JPN	<address></address>	Following a compare instruction, jump to <address> if the compare was False.</address>							
JMP	<address></address>	Jump to the given address.							
OUT		Output to screen the character whose ASCII value is stored in ACC.							
END		Return control to the operating system.							

(a) The diagram shows the current contents of a section of main memory and the index register:

60	0011	0010
61	0101	1101
62	0000	0100
63	1111	1001
64	0101	0101
65	1101	1111
66	0000	1101
67	0100	1101
68	0100	0101
69	0100	0011
)
000	0110	1001

Index register: 0 0 0 0 1 0 0 0

© UCLES 2016 9608/11/M/J/16

13

(i)	how the contents of the Accumulator after the execution of the instruction:	
	LDX 60	
	Accumulator:	
	how how you obtained your answer.	
	[2	[2]
(ii)	how the contents of the index register after the execution of the instruction:	
	DEC IX	
	Index register:	[1]

14

(b) Complete the trace table on the opposite page for the following assembly language program.

50	LDD 100
51	ADD 102
52	STO 103
53	LDX 100
54	ADD 100
55	CMP 101
56	JPE 58
57	JPN 59
58	OUT
59	INC IX
60	LDX 98
61	ADD 101
62	OUT
63	END
	ر
100	20
101	100
102	1
103	0

IX (Index Register)

Selected values from the ASCII character set:

ASCII Code	118	119	120	121	122	123	124	125
Character	v	w	х	у	z	{	1	}

9608/11/M/J/16

Trace table:

Instruction	Working			Memory	address	1					
address	space	ACC	100	101	102	103	IX	OUTPUT			
			20	100	1	0	1				
50											
51											
52											
53											
54											
55											

[7]

© UCLES 2016

4 The following table shows part of the instruction set for a processor. The processor has one general purpose register, the Accumulator (ACC) and an Index Register (IX).

Instru	uction		NOTE VE WHILE
Op code (mnemonic)	Operand	Op code (binary)	Explanation
LDM	#n	0000 0001	Immediate addressing. Load the denary number ${\bf n}$ to ACC.
LDD	<address></address>	0000 0010	Direct addressing. Load the contents of the location at the given address to ACC.
LDI	<address></address>	0000 0101	Indirect addressing. At the given address is the address to be used. Load the contents of this second address to ACC.
LDX	<address></address>	0000 0110	Indexed addressing. Form the address from <address> + the contents of the Index Register (IX). Copy the contents of this calculated address to ACC.</address>
LDR	#n	0000 0111	Immediate addressing. Load number n to IX.
STO	<address></address>	0000 1111	Store the contents of ACC at the given address.

The following diagram shows the contents of a section of main memory and the Index Register (IX).

(a) Show the contents of the Accumulator (ACC) after each instruction is executed.

		IX [0	0	0	0	0	0	1	1
(i)	LDM	#500				Me	ain mory			
	ACC	[1]	A	Addr	ess		tent	5		
		i – Maratidaut Susat SusMarati Susatdaut Susat Susbit i 7 77 Turum			195		1.3			
(ii)	LDD	500			196	8	36			
	ACC	[1]			197	9	92			
(iii)	LDX	500			198	4	86			
		***			199	- 4	89			
	ACC	[1]			500	4	96	7		
(iv)	LDI	500			501	- 4	97			
	ACC	[1]		-	502	4	99			
					503	5	02			

operan																owed	,	
Write t	he ma	chin	e co	de fo	r the	folk	wir	ng in	stru	ction	8:							
LDM (17																	
П		Τ	Τ	T	Τ	T			T	T		Τ	T		Τ			
LDX #	97																	
П		Τ	Τ	T	Τ	T			T	T		T	T	Τ	Τ			
		_	_			_	_	-			_	_	_		_			

5 The following table shows part of the instruction set for a processor. The processor has one general purpose register, the Accumulator (ACC), and an Index Register (IX).

Instru	uction		
Op code (mnemonic)			Explanation
LDD	<address></address>	0001 0011	Direct addressing. Load the contents of the location at the given address to the Accumulator (ACC).
TDI	<address></address>	0001 0100	Indirect addressing. The address to be used is at the given address. Load the contents of this second address to ACC.
LDX	<address></address>	0001 0101	Indexed addressing. Form the address from <address> + the contents of the Index Register. Copy the contents of this calculated address to ACC.</address>
LDM	#n	0001 0010	Immediate addressing. Load the denary number n to ACC.
LDR	#n	0001 0110	Immediate addressing. Load denary number n to the Index Register (IX).
STO	<address></address>	0000 0111	Store the contents of ACC at the given address.

The following diagram shows the contents of a section of main memory and the Index Register (IX).

(a) Show the contents of the Accumulator (ACC) after each instruction is executed.

IX	0	0	0	0	0	1	1	0
----	---	---	---	---	---	---	---	---

355	LDD	(i)
[ACC	
#355	LDM	(ii)
[ACC	
351	LDX	(iii)
T.	100	

	•
LDI :	355
ACC	[1]

Address	Main memory contents
350	
351	86
352	
353	
354	
355	351
356	
357	22
358	

(b)	Each machine	code	instruction	is	encoded	as	16	bits	(8-bit	op	code	followed	by	an	8-bit
	operand).														

Write the machine code for these instructions:

TEM ACT

				1000	100	9.11	10	177	
-	#7								

[3]

4 The following table shows part of the instruction set for a processor. The processor has one general purpose register, the Accumulator (ACC) and an Index Register (IX).

Instru	ection						
Op code (mnemonic)	Operand	Op code (binary)	Explanation				
LDM	#n	0000 0001	Immediate addressing. Load the denary number π to ACC.				
LDD	<address></address>	0000 0010	Direct addressing. Load the contents of the location at the given address to ACC.				
LDI	<address></address>	0000 0101	Indirect addressing. At the given address is the address to be used. Load the contents of this second address to ACC.				
LDX	<address></address>	0000 0110	Indexed addressing. Form the address from <address> + the contents of the Index Register (IX). Copy the contents of this calculated address to ACC.</address>				
LDR	ŧn	0000 0111	Immediate addressing. Load number n to IX.				
STO	<address></address>	0000 1111	Store the contents of ACC at the given address.				

The following diagram shows the contents of a section of main memory and the Index Register (IX).

(a) Show the contents of the Accumulator (ACC) after each instruction is executed.

		IX	0 0	0	0	0	0	1	1
(i)	LDM	# 500		006		fain mory	e e E		
	ACC	[1]	Addr	ess	cor	ntents	5		
70000			3	495		13			
(ii)	LDD	500	1	496	. 3	86			
	ACC	[1]		497		92			
(iii)	LDX	500	į.	498	4	86			
			10	499	4	89			
	ACC	[1]		500	- 4	96	7		
(iv)	LDI	500		501	4	97			
	ACC	[1]		502	4	99			
				503	5	02			

the mac	hine cod	e for the	Latteritori				
			tollowing	instruc	tions:		
# 17							
Т		П			П		
	#17 #97						

(b) Complete the trace table on the opposite page for the following assembly language program.

4 The table shows assembly language instructions for a processor which has one general purpose register, the Accumulator (ACC) and an index register (IX).

Ins	truction	Explanation
Op code	Operand	
LDD	<address></address>	Direct addressing. Load the contents of the given address to ACC.
LDX	<address></address>	Indexed addressing. Form the address from <address> + the contents of the index register. Copy the contents of this calculated address to ACC.</address>
STO	<address></address>	Store contents of ACC at the given address.
ADD	<address></address>	Add the contents of the given address to ACC.
INC	<register></register>	Add 1 to the contents of the register (ACC or IX).
DEC	<register></register>	Subtract 1 from the contents of the register (ACC or IX).
CMP	<address></address>	Compare contents of ACC with contents of <address>.</address>
JPE	<address></address>	Following a compare instruction, jump to <address> if the compare was True.</address>
JPN	<address></address>	Following a compare instruction, jump to <address> if the compare was False</address>
JMP	<address></address>	Jump to the given address.
OUT		Output to screen the character whose ASCII value is stored in ACC.
END		Return control to the operating system.

The diagram shows the contents of the index register:

Index register:	1	1	0	0	1	1	0	1

(a) Show the contents of the index register after the execution of the instruction:

	IN	CIX		
Index register:				Ī

20	LDX 90
21	DEC ACC
22	STO 90
23	INC IX
24	LDX 90
25	DEC ACC
26	CMP 90
27	JPE 29
28	JPN 31
29	ADD 90
30	OUT
31	ADD 93
32	STO 93
33	OUT
34	END
:	٦
90	2
91	90
92	55
93	34

Trace table:

	Working	1	Memory address					
Instruction	space	ACC	90	91	92	93	IX	ОИТРИТ
35			2	90	55	34	2	
20								
21								
22								
23								
24								
25								
26							,	
			-					

cted values from the ASCII character set:

II Code	65	66	67	68	69	70	71	72
Character	Α	В	С	D	E	F	G	н

Part of the assembly language code for updating LOWREG is:

Task 9

Label	Op code	Operand
LOWTEMP:		15
LOWREG:		вооооооо
COUNTER:		1
START:	LDR	#0
LOOP:	LDX	8000
	CMP	LOWTEMP
	JGE	TEMPOK
	LDD	LOWREG
	OR	COUNTER
	STO	LOWREG
TEMPOK:	LDD	COUNTER
Q1:	CMP	#32
	JPE	HEATON
	ADD	COUNTER
	STO	COUNTER
	INC	IX
	JMP	LOOP
HEATON:	LDD	LOWREG
	7	7
	_	

(i) The code uses six memory locations to store the temperature readings. It stores readings for sensors 1 to 6 at addresses 8000 to 8005.

At a particular time, the memory locations store the following data.

8000	8001	8002	8003	8004	B 0 05
17	14	15	15	16	14

Dry run the assembly language code starting at START and finishing when the loop has been processed twice.

LOWTEMP	LOWREG	COUNTER	ACC	IX
15	B00000000	1		8
				ë ë
				1
				8
				0
	1			
	1			
		. V		5
	1			\$:-

(c) Part of the assembly code is:

The intruder system is set up so that the alarm will only sound if two or more sensors have been triggered.

An assembly language program has been written to process the contents of the memory location.

The table shows part of the instruction set for the processor used.

Inst	ruction	Fusionation
Op code	Operand	Explanation
LDD	<address></address>	Direct addressing. Load the contents of the given address to ACC
STO	<address></address>	Store the contents of ACC at the given address
INC	<register></register>	Add 1 to the contents of the register (ACC or IX)
ADD	<address></address>	Add the contents of the given address to the contents of ACC
AND	<address></address>	Bitwise AND operation of the contents of ACC with the contents of <address></address>
CMP	#n	Compare the contents of ACC with the number n
JMP	<address></address>	Jump to the given address
JPE	<address></address>	Following a compare instruction, jump to <address> if the compare was True</address>
JGT	<address></address>	Following a compare instruction, jump to <address> if the content of ACC is greater than the number used in the compare instruction</address>
END		End the program and return to the operating system

	Op code	Operand
SENSORS:		воооололо
COUNT:		0
VALUE:		1
LOOP:	LDD	SENSORS
	AND	VALUE
	CMP	#0
	JPE	ZERO
	LDD	COUNT
	INC	ACC
	STO	COUNT
ZERO:	LDD	VALUE
	CMP	#8
	JPE	EXIT
	ADD	VALUE
	STO	VALUE
	JMP	LOOP
EXIT:	LDD	COUNT
TEST:	CMP	
	JGT	ALARM

(i) Dry run the assembly language code. Start at LOOP and finish when EXIT is reached.

BITREG	COUNT	VALUE	ACC
B00001010	0	1	
			\ \
-			8
1			
**		1	
,			ţ-
1			
			-
1			i i
-			