




# Summaator *Adder*






$a_i$	$b_i$	$c_i$	$s_i$	$c_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



x1	x2	y
0	0	0
0	1	1
1	0	1
1	1	0

$$y = x_1 \overline{x_2} + \overline{x_1} x_2$$





TTL  
MSI

TYPES SN54H183, SN74H183  
DUAL CARRY-SAVE FULL ADDERS

- For Use in High-Speed Wallace-Tree Summing Networks
- Sum and Carry Propagation Delays Both Average Typically 11 ns
- High-Speed, High-Fan-Out Darlington Outputs
- Input Clamping Diodes Simplify System Design
- Compatible with Most TTL and DTL Circuits
- Typical Power Dissipation . . . 110 mW per Bit

functional block diagram (each adder)



NC—No internal connection

FUNCTION TABLE  
(EACH ADDER)

INPUTS		OUTPUTS		
$C_n$	B	A	$\Sigma$	$C_{n+1}$
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

H = high level, L = low level

TTL  
MSI

TYPES SN5482, SN7482  
2-BIT BINARY FULL ADDERS

For applications in:

- Digital Computer Systems
- Data-Handling Systems
- Control Systems

logic

FUNCTION TABLE


INPUTS				OUTPUTS					
A1	B1	A2	B2	WHEN C0 = L			WHEN C0 = H		
				$\Sigma 1$	$\Sigma 2$	C2	$\Sigma 1$	$\Sigma 2$	C2
L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	L	L	L	H	L
L	H	L	L	H	L	L	L	H	L
H	H	L	L	L	H	L	L	H	L
L	L	H	L	L	H	L	H	H	L
H	L	H	L	H	H	L	L	L	H
L	H	H	L	H	H	L	L	L	H
H	H	H	L	L	L	H	H	L	H
L	L	L	H	L	H	L	H	H	L
H	L	L	H	H	H	L	L	L	H
L	H	L	H	L	L	H	H	L	H
H	H	L	H	L	L	H	H	L	H
L	L	H	H	L	L	H	H	L	H
H	L	H	H	H	L	H	L	H	H
L	H	H	H	H	L	H	L	H	H
H	H	H	H	L	H	H	H	H	H

H = high level, L = low level

description

These full adders perform the addition of two 2-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry (C2) is obtained from the second bit. Designed for medium-to-high-speed, multiple-bit, parallel-add/serial-carry applications, these circuits utilize high-speed, high-fan-out transistor-transistor logic (TTL) and are compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits.


J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)





NC—No internal connection

3


functional block diagram




$a_i$	$b_i$	$s_i'$	$c_{i+1}'$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1





Järjestikülekanne.



Paralleelülekanne.








PIN DESIGNATIONS






DESIGNATION	PIN NOS.	FUNCTION
G0, G1, G2, G3	3, 1, 14, 5	ACTIVE-LOW CARRY GENERATE INPUTS
P0, P1, P2, P3	4, 2, 15, 6	ACTIVE-LOW CARRY PROPAGATE INPUTS
C <sub>n</sub>	13	CARRY INPUT
C <sub>n+1</sub> , C <sub>n+2</sub> , C <sub>n+3</sub>	12, 11, 9	CARRY OUTPUTS
G	10	ACTIVE-LOW CARRY GENERATE OUTPUT
F	7	ACTIVE-LOW CARRY PROPAGATE OUTPUT
V <sub>CC</sub>	16	SUPPLY VOLTAGE
GND	8	GROUND

J OR N DUAL-IN-LINE  
OR W FLAT PACKAGE (TOP VIEW)




TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIME	TYPICAL POWER DISSIPATION
'182	13 ns	180 mW
'S182	7 ns	260 mW

functional block diagram and schematics of inputs and outputs




TYPICAL APPLICATION DATA




64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS  
A and B inputs of '181, 'LS181, and 'S181 are not shown.

# Lahutaja Subtractor

$a_i$	$b_i$	$l_i$	$v_i$	$l_{i+1}$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



# Summaator-lahutaja I *Adder-Subtractor I*



# Summaator-lahutaja II *Adder-Subtractor II*

$m=1 > -$   
 $m=0 > +$

