Behavioral Modeling of Data Converters using Verilog-A

George Suárez

Graduate Student Electrical and Computer Engineering University of Puerto Rico, Mayaguez



Code 564: Microelectronics and Signal Processing Branch NASA Goddard Space Flight Center





- Introduction
- Verilog-A
- Objectives
- Sample and Hold
 - Analysis
 - Jitter Noise
 - Thermal noise
 - Model
 - Simulation results
- Generic DAC
 - Analysis and model
 - Dynamic element matching
 - Simulation results



Generic ADC

- Analysis and model
- Simulation results

Flash ADC

- Analysis and model
- Simulation results

SAR ADC

- Analysis and model
- Simulation Results

Pipelined ADC

- Analysis
- 1.5 bit Stage
 - 1.5 bit ADC



- 1.5 bit MDAC
- Digital Correction
- Simulation results
- $\Box \quad \Sigma \Delta \text{ ADC}$
 - $\Sigma\Delta$ Modulator
 - SC integrator analysis
 - Model
 - Simulation results
- Conclusions
- Future Work
- Acknowledgements
- References

Introduction



- Transistor-level modeling and simulation is the most accurate approach for mixed-signal circuits.
- It becomes impractical for complex systems due to the long computational time required.

Cell View	No. of Transistors	No. of Equations	Simulation Time
Transistor Level	436	1111	52 s
	7000	17601	125 ks 1 day, 10 hours, 42 min.

Taken form the article: Efficient Testing of Analog/Mixed-Signal ICs using Verilog-A Nitin Mohan, Sirific Wireless <u>www.techonline.com</u>

Introduction



This situation has led circuit designers to consider alternate modeling techniques:

Approach	Accuracy	Speed	Flexibility	Cell View	No. of Transistors	No. of Equations	Simulation Time
Device models	O	8	•••		11 ansistor s	Equations	TIM
Custom C++ models	•••	٢	8	Transistor Level	436	1111	52 s
Finite-difference equations	•••	0	•••	Behavioral	270	697	4 s
Circuit-based macromodels	O	•••	O	Transistor Level	7000	17601	125 ks 1 day, 10
Time-domain macromodels	٢	•1	8				hours, 42 min.
Behavioral models	C	0	☺	Behavioral	439	1148	124s

<u>www.techonline.com</u> Efficient Testing of Analog/Mixed-Signal ICs using Verilog-A, Nitin Mohan, Sirific Wireless

 In addition, behavioral modeling can be effectively used in a top-down design approach.

Introduction





Behavioral Modeling of ADCs using Verilog-A by George Suárez

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

NASA

8

Verilog-A

- The Verilog-A is a high-level language developed to describe the structure and behavior of analog systems and their components.
- It is an extension to the IEEE 1364 Verilog HDL specification for digital design.
- The analog systems are described in Verilog-A in a modular way using hierarchy and different levels of modeling complexity.
- The motivation is to invest in a new higher level of abstraction in analog design and its combination with the digital one.



Objectives

- NASA
- Build a set of analog and mixed-signal behavioral models using the Verilog-A AHDL, that allows a high level simulation of ADCs.
- Simulate some popular ADCs architectures such as:
 - Flash ADC
 - SAR ADC
 - Pipelined ADC
- Simulate other common used mixed-signal circuits such as:
 - $\Sigma\Delta$ Modulator
 - Sample and Hold
- Provide a general modeling approach for noise sources and other non-idealities.
- Provide performance results for the simulated data converters such as spectrum measures SNR, SNDR, THD etc.



- Introduction
- Verilog-A
- Objectives
- Sample and Hold
 - Analysis
 - Jitter Noise
 - Thermal noise
 - Model
 - Simulation results
- Generic DAC
 - Analysis and model
 - Dynamic element matching
 - Simulation results

Sample and Hold





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



- Clock jitter is due to the non-uniform sampling of the input signal.
- The magnitude of this error is a function of the statistical properties of the jitter and the input signal to the system.
- In sampled data systems, when a sinusoidal input is taken, the error introduced by jitter can be modeled by,

$$x(t+\delta) - x(t) \approx 2\pi f_{in} \delta Acos(2\pi f_{in}nt) \approx \delta \qquad x(t)$$

where δ is the sampling uncertainty, this is taken to be a Gaussian random process with standard deviation Δt .

Jitter Noise

It is assumed that is a Gaussian random process with zero mean and standard deviation Δt.



Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



Thermal Noise



- Thermal noise in circuits is because of the random fluctuation of carriers due to thermal energy.
- Proportional to the temperature.
- It is assumed to be a Gaussian random process with zero mean.



Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Sample and Hold model





Behavioral Modeling of ADCs using Verilog-A by George Suárez

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Sample and Hold simulation results





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

ΠÒ



- Introduction
- Verilog-A
- Objectives
- Sample and Hold
 - Analysis
 - Jitter Noise
 - Thermal noise
 - Model
 - Simulation results

Generic DAC

- Analysis and model
- Dynamic element matching
- Simulation results

Generic DAC





NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Generic DAC model







Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

DEM



- Dynamic Element Matching (DEM) techniques are used to minimize the effect of DAC units mismatch.
- DAC DEM techniques can be divided in deterministic and stochastic.



Due to design complexity and non-scalability for modeling purposes it is easier to implement a general stochastic approach using randomization.



DEM simulation results



By randomizing the DAC units (i.e. using a digital circuitry FSM with a system clock) the effect of the mismatch in the spectrum is reduced by reducing the harmonic distortion.

In Verilog-A its rather simple to randomize uniformly the units. Assuming we have a system clock, for each rising edge of the clock signal we randomize the units.

```
if(DEM_enable) begin
    generate i(1,`DAC_UNITS) begin
    temp = $dist_uniform(seed, 1, `DAC_UNITS);
    if(temp - floor(temp) >= 0.5)
        DEM[i] = ceil(temp);
    else
        DEM[i] = floor(temp);
    end
end
// Then select units stored in the array DEM[] for conversion
```

DAC 0.1% mismatch



Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



Generic ADC

- Analysis and model
- Simulation results
- Flash ADC
 - Analysis and model
 - Simulation results
- SAR ADC
 - Analysis and model
 - Simulation Results
- Pipelined ADC
 - Analysis
 - 1.5 bit Stage
 - 1.5 bit ADC

Generic ADC model

а



g	nominal gain
ε _g	Gain error
q	Quantization step
INL	Integral non-linearity
ε _{off}	Offset error
FS	Full scale voltage
q	FS/(2 ^N -1)
<i>l</i> ₁	-FS/(2g) + q/2
А	$(2^{N-1}-1)q$
α	$1/(1+q\varepsilon_g)$
offset	$(l_1 \varepsilon_{\rm g} - \varepsilon_{\rm off}) q$
ε	$(INL)sqrt(27)/(2^{N}-2)$
W _a	$\alpha(w_a + off)$
У _а	$(1-\varepsilon_0)x_a + x_a^3 \varepsilon_0 / A^2$



Behavioral Modeling of ADCs using Verilog-A by George Suárez

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Generic ADC simulation results

PSD plot for 8-bit generic ADC with 0 dB input signal f_{in} of 500.977KHz, Samples = 8192, BW = 2MHz



NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Behavioral Modeling of ADCs using Verilog-A by George Suárez



- Generic ADC
 - Analysis and model
 - Simulation results
- Flash ADC
 - Analysis and model
 - Simulation results
- SAR ADC
 - Analysis and model
 - Simulation Results
- Pipelined ADC
 - Analysis
 - 1.5 bit Stage
 - 1.5 bit ADC

Flash ADC

- Are made by cascading high-speed comparators.
- Are the fastest way to convert an analog signal to a digital signal.
- Ideal for applications requiring very large bandwidth.
- Typically consume more power than other ADC architectures and are generally limited to 8-bits resolution.





Flash ADC non-idealities

OPAMP

- Finite DC gain
- Finite GBW
- Input resistance
- Output resistance
- Bias current
- Offset voltage
- Slew Rate

Bubbles

 It is due the metastability of the comparators. (Future work will try model this effect)



Cadence provides a well accepted behavioral model of an non-ideal OPAMP/OTA for the most used AHDLs (Verilog-A, Verilog-AMS and VHDL-AMS)!

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



Flash ADC simulation results







Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



- Generic ADC
 - Analysis and model
 - Simulation results
- Flash ADC
 - Analysis and model
 - Simulation results
- SAR ADC
 - Analysis and model
 - Simulation Results
- Pipelined ADC
 - Analysis
 - 1.5 bit Stage
 - 1.5 bit ADC

SAR ADC



- Successive-approximation-register (SAR) ADCs) used for medium-to-high-resolution (8 to 16 bits) applications with sample rates under 5 Msps.
- Used in portable/battery-powered instruments, pen digitizers, industrial controls, and data/signal acquisition.
- Provide low power consumption.
- An N-bit SAR ADC will require N comparison periods and will not be ready for the next conversion until the current one is complete.







Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

SAR 8-bit ADC simulation results





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

SAR 8-bit ADC simulation results



PSD plot for 8-bit SAR ADC with 0 dB input signal Input frequency of 14.954KHz, Samples = 8192, Bandwidth = 250KHz



Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

SAR 8-bit ADC simulation results





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



- Generic ADC
 - Analysis and model
 - Simulation results
- Flash ADC
 - Analysis and model
 - Simulation results
- SAR ADC
 - Analysis and model
 - Simulation Results
- Pipelined ADC
 - Analysis
 - 1.5 bit Stage
 - 1.5 bit ADC



- 1.5 bit MDAC
- Digital Correction
- Simulation results
- $\Box \quad \Sigma \Delta \text{ ADC}$
 - $\Sigma\Delta$ Modulator
 - SC integrator analysis
 - Model
 - Simulation results
- Conclusions
- Future Work
- Acknowledgements
- References

Pipelined ADC

- NASA
- Has become the most popular ADC architecture for sampling rates from a few MS/s up to 100MS/s, with resolutions from 8 bits at the faster sample rates up to 16 bits at the lower rates.
- Low-power capability.
- Allows the use of "digital error correction" and "digital calibration" to greatly reduce the accuracy requirement of the internal flash ADCs and DACs respectively.
- Because each sample has to propagate through the entire pipeline before all its associated bits are available there is some data latency.







Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Pipeline ADC 8-bit (1.5-bit per stage)





NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

1.5-bit Pipelined Stage





Behavioral Modeling of ADCs using Verilog-A by George Suárez

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing









Modeled as a Generic ADC with the specified reference levels



Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

1.5-bit MDAC





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

1.5-bit MDAC nonidealities





1.5-bit Stage model





Behavioral Modeling of ADCs using Verilog-A by George Suárez

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Digital Correction





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Pipelined 8-bit ADC model (Cadence)





Behavioral Modeling of ADCs using Verilog-A by George Suárez

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Pipelined 8-bit ADC simulation results





Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing



- 1.5 bit MDAC
- Digital Correction
- Simulation results
- $\Box \quad \Sigma \Delta \text{ ADC}$
 - $\Sigma\Delta$ Modulator
 - SC integrator analysis
 - Model
 - Simulation results
- Conclusions
- Future Work
- Acknowledgements
- References

$\Sigma \Delta ADC$



- Makes use of oversampling and $\Sigma\Delta$ modulation techniques to achieve high resolution.
- Used for low bandwidth and high-resolution applications but recently there is great interest for medium to high bandwidth applications.
- Due oversampling the requirements of the anti-aliasing filter are reduced.



$\Sigma\Delta$ Modulator ($\Sigma\Delta$ M)

NASA

- $\Sigma \Delta M$ is the major analog component of the ADC.
- Due to its mixed-signal nature, non-idealities largely affect the performance of the ADC, i.e. the integrator, DAC mismatch.
- Quatization noise is shaped outside the band of interest.
- Several architectures exists depending on the number of integrators and the quantizer levels.



SC integrator transient model



- Single pole OTA model
- Defective settling due to the OTA finite DC gain, GBW and SR limitations.
- Possible settling scenarios:
 - Linear
 - $|V_{ai}| \le I_o/g_m$
 - Slewing
 - $|V_{ai}| > I_o/g_m \text{ and } t < t_o$
 - Partial Slewing
 - $|V_{ai}| > I_o/g_m \text{ and } t \ge t_o$

Param	neter	Description
C _i , (C _r	Sampling capacitors
C _{ir}	nt	Integrating capacitor
С _р ,0	C _o	Input and output parasitic capacitances
C _{in}	xt	Next stage input capacitance
9 _m	ı	OTA transconductance
g _o		OTA output conductance
Io		OTA max output current
t _o		slewing time
V		Initial voltage at V
Behavioral Mod	elina of	ADCs using Verilog-A



by George Suárez

Second-Order $\Sigma\Delta M$ Model





NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

$\Sigma \Delta M$ Simulation Results GSM mode





*This work has been accepted as a lecture presentation at the IEEE MWCAS 2005 conference, August 7-10 Cincinnati, Ohio.

NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

$\Sigma \Delta M$ Simulation Results WCDMA mode







Behavioral Modeling of ADCs using Verilog-A by George Suárez NASA Goddard Space Flight Center Code 564 Microelectronic and Signal Processing

Conclusions



- Behavioral modeling is a viable solution for the complex modeling and simulation of mixed-signal circuits.
- Verilog-A AHDL is suitable for modeling and simulation of mixed-signal circuits providing modularity and flexibility.
- Accurate behavioral models are achieved via validation.
- Behavioral modeling can be used as part of a Top-Down design approach but an iterative procedure is needed in order to refine the models.
- Effective circuits modeling techniques involves deep analysis including noise sources.

Future Work



- Include more ADCs architectures such as integrating, sub-range and inter-leaved.
- Add specific DAC architectures such as resistor-string, capacitive, $\Sigma\Delta$, multiplying, algorithmic and current-steering.
- Explore current based techniques.
- Model some other effects in common blocks such as the comparator metastability.
- Validate some of the models with available or future designs.

Acknowledgments

- Dr. Umesh Patel
- Dr. Manuel Jimenez at UPR Mayaguez
- Bob Kasa
- Wesley Powell
- Ellen Kozireski
- George Schoppet
- Alex Dea
- Damon Bradley
- Aaron Dixon
- George Winkert
- Betsy Pugel



References



- M. Gustavsson, J. J. Wikner and N. N. Tan. "CMOS DATA CONVERTERS FOR COMMUNICATIONS", Kluwer Academic Publishers, 2002.
- A. Rodriguez-Vazquez, F. Medeiro and E. Janssens. "CMOS Telecom Data Converters". Kluwer Academic Publishers, 2003.
- F. Medeiro, A. Perez-Verdu and A. Rodriguez-Vazquez. "TOP-DOWN ESIGN OF HIGH-PERFORMANCE SIGMA-DELTA MODULATORS", Kluwer Academic Publishers, 1999.
- D. Fitzpatrick and I. Miller. "ANALOG BEHAVIORAL MODELING WITH THE VERILOG-A LANGUAGE", Kluwer Academic Publishers, 1998.
- B. Razavi. "Principles of Data Conversion System Design". IEEE Press, 1995.
- T. M. Hancock. S. M. Pernia and A. C. Zeeb. "A Digitally Corrected 1.5-Bit/Stage Low Power 80Ms/s 10-Bit Pipelined ADC". University of Michigan EECS 598-02, December 2002.
- M. Anderson, K. Norling and J. Yuan. "On the Effects of Static Errors in a Pipelined A/D Converter". SSoCC 2003.
- R. Sommer, I. Rugen-Herzig, E. Hennig, U. Gatti, P. Malcovati, F. Maloberti, K. Einwich, C. Clauss, P Schwarz and G. Noessing. "From System Specifications To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications. Proc. of the 2002 Design, Automation and Test in Europe, 2002.
- N. Mohan. "Efficient Testing of Analog/Mixed-Signal ICs using Verilog-A", <u>www.techonline.com</u>.

References

- NASA
- J. W. Bruce II. "DYNAMIC ELEMENT MATCHING TECHNIQUES FOR DATA CONVERTERS" PhD Dissertation, University of Nevada Las Vegas, May 2000.
- K. Kundert. "Top-Down Design of Mixed-Signal Circuits". Cadence Design Systems, San Jose, California, 2000.
- K. W. Current, J. F. Parker, and W. J. Hardaker, "On Behavioral Modeling of Analog and Mixed-Signal Circuits". IEEE Conference Record of the Twenty-Eighth Asilomar on Signals, Systems and Computers, vol. 1, pp264 – 268, 1994
- F. O. Fernandez "Behavioral Modeling of ΣΔ Modulators". Master's Thesis University of Puerto Rico. Mayaguez, Puerto Rico 2003.
- T. Kugelstadt. "The operation of the SAR-ADC based on charge redistribution" TI Analog Applications Journal, Texas Instruments, 2000.
- J. Compiet, R de Jong, P, Wambacq, G, Vandersteen, S. Donnay, M. Engels and I. Bolsens. "HIGH-LEVEL MODELING OF A HIGH-SPEED FLASH A/D CONVERTER FOR MIXED-SIGNAL SIMULATIONS OF DIGITAL TELECOMMUNICATION FRONT-ENDS". IEEE SSMSD, pp. 135 140, 2000.
- B. Brannon. "Aperture Uncertainty and ADC System Performance". Analog Devices APPLICATION NOTE AN-501.
- " "Understanding SAR ADCs". Maxim-IC Application Note 387: Mar 01, 2001.
- " "Understanding Pipelined ADCs". Maxim-IC Application Note 383: Mar 01, 2001.
- " "Understanding Flash ADCs". Maxim-IC Application Note 810: Oct 02, 2001



```
#include
<stdio.h>
int main ()
char str
[100];
       printf ("Questions?");
 scanf
 ("%s",str);
 return 0:
```

Acronyms

- ADC Analog-to-digital converter
- AHDL Analog Hardware Description Language
- DAC Digital-to-analog converter
- **DEM Dynamic Element Matching**
- ENOB Effective number of bits.
- FS Full scale voltage
- GBW Gain bandwidth
- ILA Individual Level Averaging
- INL Integral non-linearity
- MDAC Multiplying DAC
- SAR Successive Approximation Register
- SFDR Spurious Free Dynamic Range
- SNDR Signal-to-noise plus distortion ratio
- SNR Signal-to-noise ratio
- THD Total Harmonic Distortion
- $\Sigma\Delta M$ Sigma-Delta Modulator

