Using SystemVue's Open FPGA Design Flow + M8190A Sig Gen + M9703A High Speed Digitizer

April 17, 2015





Hardware Design Using SystemVue





SystemVue Hardware Design Kit

Model based graphical design tool

Predict hardware behaviors, before committing to a full FPGA implementation

- Cycle-accurate, Bit-true model
- Examine bit growth and adjust the word length setting
- · Detect the event of overflow and underflow

Realistic RTL level design and verification tool

- IP integration with custom HDL code import and Xilinx IP integrator
- Co-simulation with RTL simulators ModelSim / QuestaSim and RiveraPRo
- Automatic HDL code generation

Functional verification revolution

- Combined with communication architect platform SystemVue
- Provide direct connection with Keysight instrument and measurement software



Graphical hardware design entry using vendor independent fixed point primitive models



Fully parameterized higher level fixed point blocks



Hierarchical desktop design environment with integrated display, analysis and co-simulation





PART I: SystemVue Open FPGA Design Flow



Automatic HDL Code Generation

Provides path to rapid prototyping and hardware implementation

Generating hierarchical VHDL/Verilog allows path to rapid validation

- Fast realizations from schematic
- Generates HDL co-sim Test bench
- Easy model-based polymorphism
- Hardware *target agnostic* and support Xilinx/Altera







SystemVue FPGA Design Flow



Various fixed point blocks for hardware design





SystemVue, Open **FPGA Design Flow** Page 7

Design Optimization





Demo One SystemVue general FPGA design flow



FPGA Design Flow Page 9



PART II: Integrated Design Flow for M9703A Digitizer



Integrated Hardware Design Flow for Digitizer

Realization of *rapid real-time application development* for high performance wideband digitizer

- Integrated flow for algorithm design & simulation, hardware design & implementation
- Custom algorithm design and software level simulation
- M9703A_Template design
- Hardware co-simulation with M9703A_CoSim model
- One push button approach for the *bit file generation* and FPGA *programming*



SystemVue, Open FPGA Design Flow

Page 11



Key Benefits of the integrated design flow

- Early development of Firmware/Software APIs before HW arrives
- **Standard conforming** baseband stimulus and response metrology
- Simplify complex post analysis
- Overcome function test limitation of a timing based simulator
- Real world system level simulation



Overview of M9703A High Speed Digitizer

- 8 phase-coherent channels (4 when interleaving), 12-bit wideband digital digitizer/receiver
- Up to 1.6 GS/s for 8 channels or up to 3.2 GS/s for 4 channels (interleaving mode)
- Input frequency range of DC to 650 MHz (can be extended to DC to 2GHz with –F10 option)
- AXIe standard based
- Application fields: multi-channel applications in advanced aerospace & defense, RF communications and physics.





DPU FPGA user core ADC input format





M9703A FPGA Design Flow **Overview**

Design entry and software simulation



M9703A FPGA programming file auto generation



M9703A FPGA Design Flow **Overview**

Design entry and software simulation

M9703A FPGA programming file auto generation



M9703A FPGA Design Flow Design entry and software simulation

Top Level Design in SystemVue



- C++ simulation or C++/HDL mixed simulation if HDL codes or Xilinx IP cores are involved in users' design
- Rich resources for testbench creation
- Dynamic Data Flow for extracting valid output of users' design



M9703A FPGA Design Flow Design entry and software simulation



M9703A FPGA Design Flow

Design entry and software simulation

Top-Level Subnet of M9703A Design Template

M9703A Hardware Architecture





M9703A FPGA Design Flow Design entry and software simulation





M9703A FPGA Design Flow Overview

Design entry and software simulation

M9703A FPGA programming file auto generation



M9703A FPGA Design Flow Overview

Design entry and software simulation



M9703A FPGA programming file auto generation



M9703A FPGA Design Flow M9703A FPGA programming file auto generation



M9703A FPGA Design Flow Overview

Design entry and software simulation



M9703A FPGA programming file auto generation



M9703A FPGA Design Flow Overview

Design entry and software simulation

M9703A FPGA programming file auto generation



M9703A FPGA Design Flow



M9703A FPGA Design Flow M9703A instrument co-simulation with SystemVue



M9703A FPGA Design Flow M9703A instrument co-simulation with SystemVue





Phase & magnitude correction for multi-channel digitizer



Figure 1. Adaptive Digital Beam Forming Signal Processing

- Hardware implementation for digital down conversion and filtering
- Adaptive beam forming algorithm to update weighting vector on the fly



Phase & magnitude correction for multi-channel digitizer

- What is difference between channels?



Phase & magnitude correction for multi-channel digitizer

- Signal processing



Phase & magnitude correction for multi-channel digitizer

Block diagram





Realistic Digitizer Application Example *Phase & magnitude correction for multi-channel digitizer*



For Simple Video Demo:

• YouTube Video : <u>https://www.youtube.com/watch?v=wrQxkgOPQek</u>



Phase & magnitude correction for multi-channel digitizer

Required Hardware:

- M9703 with FDK option to enable its FPGA programming capability
- M9505 AXIe chassis
- M9036 AXIe embedded controller or external PC + PCI Express cable
- M8190A AWG
- 1x2 RF Splitter and RF cables

Required Software:

- SystemVue 2015.01 or later.
- Keysight IO Library
- Keysight MD1 High-Speed Digitizer Instrument Drivers and Soft Front Panel
- Xilinx ISE: version 14.4 or later (This software required only when you want to re-generate bit file by yourself. Bit file already generated and included in demo example)
- 89600 VSA software



Demo II Setup Guide (... What We Did)

M9703A FDK firmware update and License:

 Send serial number of your M9703A demo unit to ZARETTI, CHRISTOPHE (K-Switzerland, ex1) <u>christophe_zaretti@keysight.com</u>

Step 1. Ensure that the required software is installed.

- Install the common software required below, and then item that applies to your upgrade option

 Agilent IO Libraries Suite (IOLS)
 - Version 16.3 update 2 (or higher) is required for this option
 - b. MD1 software version 1.13.7 (or higher).
 - 1. Available from the Keysight website at : www.keysight.com/find/M9703A

2. After installation you must reboot the controller and allow the instrument drivers to reinstall.

Step 2. Transfer the new license file to EEPROM

- a. Copy the M9703A_US00075291_DDC_FDK.epr license file attached to a local folder.
- b. Launch the application 'AcqEepromProg.exe', which may be found:
 - o 32-bit OS: C:\Program Files\Agilent\MD1\bin
 - o 64-bit OS: C:\Program Files (x86)\Agilent\MD1\bin
- c. Select the *M9703A_US00075291_DDC_FDK.epr* file copied above.
- d. If more than one digitizer is present, be sure to select the correct one from the list
- e. The EEPROM upgrade process should only take a few seconds.
- f. Close the application.



Demo II Setup Guide (...What We Did)

Step 3. Verify the operation of the option upgrade

 You can try to load the default FDK firmware file with your test application using strInitOptions = "Simulate=false, DriverSetup= CAL=0, UserDpuA=M9703ADPULX2FDK.bit, UserDpuB=M9703ADPULX2FDK.bit, UserDpuC=M9703ADPULX2FDK.bit, UserDpuD=M9703ADPULX2FDK.bit, Trace=false", the custom FDK firmware will be loaded.


Realistic Digitizer Application Example

Phase & magnitude correction for multi-channel digitizer

Step 1	Step 2	Step 3	Step 4	Step 5
_		**************************************		
Q				

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients from reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



SystemVue Design – Signal Imbalance Correction





Demo II Setup Guide SystemVue Design – Top Level Workspace





SystemVue Design – Chassis Configuration (+External Splitter)



If above picture can't be loaded in this schematic, please find and view "multichannel_call_connection.png" in the same directory as this example workspace.



SystemVue Design – M9703A Configuration





SystemVue Design – 5 Step Signal Correction

Step 1	Step 2	Step 3	Step 4	Step 5
_		who was the second second		
γ	1	1	1	
÷.				

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients from reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



Demo II Setup Guide Cosim Step 1 – SystemVue Design Only

Step 1	Step 2	Step 3	Step 4	Step 5
_		where we are a first of a second seco		
Q				

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients from reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



Demo II Setup Guide Cosim Step 1 (no HW) – M9703A Target Setup



Demo II Setup Guide Cosim Step 1 (no HW) – M9703A Template





Demo II Setup Guide Cosim Step 1 (no HW) – M9703A User Design







Demo II Setup Guide Cosim Step 1 (no HW) – M9703A User Design





Demo II Setup Guide Cosim Step 2 – Source Configuration

Step 1	Step 2	Step 3	Step 4	Step 5
		Calpitulation, Eq 1		
	Ų			
			1000	

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients from reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



Demo II Setup Guide Cosim Step 2 – M8190 Source Setup





Demo II Setup Guide Cosim Step 2 – Download 15 Sinusoid Sources, BW =100 MHz





Cosim Step 2 – M8190 Address Declarations





Demo II Setup Guide Cosim Step 2 – M8190 LAN Connectivity

		M8190A Primary Address 127.0.0.1 (Error)			
Errors					×
	Туре	Error	Location		
1	Error	Sink 'Design3S4.S1': Error on line 119: Unable to connect to '127.0.0.1'.	Part 'S1' in Design 'SignalDownloader_M8190_1CH	n/a	
2	Warning	Symbol "AutoSymDF" (Subnetwork21) is missing Port 3. If this is an automatic symbol. perhaps the associated model/subcircuit has port-numbering issues: port	CSchematic " in Design sl 'M9703 FPGA0'	Show	-
V Aut	omatically Displa	y Errors Show Graph and Table Errors (10)	K Clear All Errors		

Error	5			×
	Туре	Error Location		
1	Warning	Symbol "AutoSymDF" (Subnetwork21) is missing Port 3. If this is an automatic symbol, perhaps the associated model/subcircuit has port-numbering issues; ports "M9703_FPGA0' should start at 1 and be consecutively numbered (no skipping).	Show	
2	Warning	Symbol "AutoSymDF" (Subnetwork23) is missing Port 3. If this is an automatic symbol. perhaps the associated model/subcircuit has port-numbering issues: ports 'M9703 FPGA0'	Show	+
🔽 AL	Itomatically Displa	y Errors Show Graph and Table Errors (10) X Clear All Errors		

M8190A Secondary Address 60005 (Cleared)



Demo II Setup Guide Cosim Step 2 – M8190 Signal Downloader UI

' Properties								
Designator:	S 4			🔽 Show Designat	or			
Description:	Single channel	M8190 signal downloader.	90 signal downloader.				Redes	
Model:	SignalDownloa	der_M8190_1CH@Agilent In	strume 👻	Show Model			1-	2
🗿 Manage Models 🛛 😻 Model Help		Equation Controlle		104 to				
	The Model overr	ide is set to be controlled by	an equati	on. (These paramete	ers may be i	gnored)		
Name		Value	Units	Default	Use Default	Tune	Show	, F
HWAvailable	1:Y	ΈS 💂	()	0:NO		1		
ЮТуре		LAN	()	LAN	1995	100	0	
PrimAddress		127.0.0.1	()	111.222.333.444	1993	100	V	
SecAddress		60005	()	5025	100	100	0	
Channel	1:0	hannel 1	()	1:Channel 1	100	100	1	
TimeStart		0	S	Start_Time s	1993	100	0	
TimeStop		(sum(commvec)-1)/7.2e9	s	Stop_Time s	1993	100	- E	
ADCBitWidth	1:1	4 Bits	()	1:14 Bits	10.0	100	V	
OutputRoute	2:0	AC	()	0:DC	1773	1		
AmplitudeOutputD	AC	625	mV	0.65 V	1973	F		
UseEventMarkers	0:N	10	()	0:NO	177	1	V	
ArbOn	1:Y	'ES	()	1:YES	1973	1		
ShowAdvancedP	arams 1:Y	'ES	()	1:YES	1973	1		
Reset	1:Y	'ES	()	1:YES	100	1		
	1		2.5	1	Frank	French		
Naram	eter Options							
Advanc	ed Options			ОК		Cancel	Held	0



Cosim Step 3 – Reference Channel (Uncorrected) Measurement

Step 1	Step 2	Step 3	Step 4	Step 5
		Carly & Calendar, Star + 3		
				· .

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients from reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



Demo II Setup Guide Cosim Step 3 – M9703A Setup & UI Parameters

Fiopenies			×	
Designator:	M3	Show Designator	- M9703InitDeviceDIg	
Description:	M9703A Cosim Model			
Model:	M9703ACosimBus@Data Flow Models	▼ Show Model		
Manage	Models Model Help	Equation Controlled	Initializing Instrument P	X117::0::0::INSTR Cancel
	The Model override is set to be controlled by an equ	uation. (These parameters may be ignored)		
verview FPGA	AO FPGA1			
Select FPGA Ima FPGA Images F C:\Users\tmsk	ages and Instrument Path shin\Documents\Examples\M9703/ Browse	PPGA Settings		
TISUUMERIC AUC	Calibration			
Please select a	n instrument Options Fast		Instrument Options	+
Please select a	in instrument Options Fast		Instrument Options Instrument Options Description	
Please select a	in instrument Options Fast		Instrument Options Instrument Options Description DGT Basic Digitizer Function	n
Please select a nstrument Setti Channel Setting Normal, all 8 c	in instrument Options Galbradon Fast ings g Scale Offset Input Range hannels 2V 0 V -1V~1V	Bar N/A ▼ IN3 → ADC → V FPGA1 FPGA1 FPGA1 FPGA1 MA IN4 → ADC → FPGA1	Instrument Options Instrument Options Description DGT Basic Digitizer Functio LX2 FPGA Model: Xilinx Vir	n tex 6, XC6VLX195T
Please select a Instrument Setti Channel Setting Normal, all 8 c	ings g hannels + 2V + 0 V -1V~1V Calibration Fast + Calibration Fast + Input Range -1V~1V	Bar N/A ▼ IN3 → ADC → V FPGA1Va IN4 → ADC → FPGA1 FPGA1D IN4 → ADC → FPGA1D FPGA1D	Instrument Options Instrument Options DGT Basic Digitizer Functio LV2 FPGA Model: Xilmx Vir SR2 1.6 GS/s Sampling Rai	n tex 6, XC6VLX195T te
Please select a strument Setti Channel Setting Normal, all 8 cl	ings g Scale Offset Input Range hannels = 2V = 0 V -1V~1V	Ba N/A ▼ IN3 ADC ✓ FPGA1Va IN4 IN4 ADC FPGA1 FPGA1D IN4 IN5 ADC FPGA2 FPGA2Va IN4 IN5 ADC FPGA2 FPGA2Va	Instrument Options Instrument Options DGT Basic Digitzer Function LC2 FPGA Model: Xilinx Vir SR2 1.6 GS/s Sampling Ra F10 1 GHz bandwidth add	n tex 6, XC6VLX195T te titional path
Please select a strument Setti Channel Setting Normal, all 8 cl Clock Settings Configure	Annels To Sample Rate: 1.6 GSample/S	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Instrument Options Instrument Options DGT Basic Digitizer Functio LX2 FPGA Model: Xilinx Vir SR2 1.6 GS/s Sampling Ra F10 1 GHz bandwidth add M16 16 GB aquisition mem	n tex 6, XC6VLX195T te tional path ory
Please select a Istrument Settin Channel Setting Normal, all 8 c Clock Settings Configure	ings g Scale Offset Input Range hannels + 2V + 0 V -1V~1V Sample Rate: 1.6 GSample/S	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Instrument Options Instrument Options DGT Basic Digitizer Functio LX2 FPGA Model: Xilinx Vir SR2 1.6 GS/s Sampling Ra F10 1 GFtz bandwidth add M16 16 GB aquisition mem INT Interleaved channel S FT FT	n tex 6, XC6VLX195T te titional path ory ampling functionality
Please select a strument Setti Channel Setting Normal, all 8 cl Clock Settings Configure p-Simulation Se	ings g hannels + 2V + 0 V -1V~1V Sample Rate: 1.6 GSample/S ettings	Ba N/A \checkmark IN3 \rightarrow ADC \rightarrow FPGA1Va FPGA1 \rightarrow FPGA10 FPGA1 \rightarrow FPGA10 FPGA1 \rightarrow FPGA10 FPGA10 \rightarrow FPGA10 FPGA10 \rightarrow FPGA20 N/A \checkmark IN5 \rightarrow ADC \rightarrow FPGA20 N/A \checkmark IN6 \rightarrow ADC \rightarrow FPGA20 N/A \checkmark IN7 \rightarrow ADC \rightarrow FPGA3Va	Instrument Options Instrument Options DGT Basic Digitizer Functio LV2 FPGA Model: Xilmx Vir SR2 1.6 GS/s Sampling Ra F10 1 GHz bandwidth add M16 16 GB aquisition mem INT Interleaved channel S FRF FRF FRF FRF FRF FRF FRF FRF FRF FR	n tex 6, XC6VLX195T te tional path ory ampling functionality
Please select a nstrument Setti Channel Setting Normal, all 8 cl Clock Settings Configure Co-Simulation Si CoSim Mode	Annels + 2V + 0 V -1V~1V Sample Rate: 1.6 GSample/S ettings Sample Number Per Capture Timeout	Band N/A \checkmark IN3 ADC \checkmark FPGA1Va FPGA1 \rightarrow FPGA1Va FPGA1 \rightarrow FPGA1Va FPGA1 \rightarrow FPGA1Va FPGA1 \rightarrow FPGA1Va FPGA2 \rightarrow FPGA2Va N/A \checkmark IN5 \rightarrow ADC \rightarrow FPGA2 FPGA2 \rightarrow FPGA2Va N/A \checkmark IN5 \rightarrow ADC \rightarrow FPGA2 FPGA2 \rightarrow FPGA3Va	Instrument Options Instrument Options DGT Basic Digitizer Function UC2 FPGA Model: Xilimx Vir SR2 1.6 GS/s Sampling Ra F10 1 GHz bandwidth add M16 16 GB aguistion mem INT Interleaved channel S FRF FRF FOK USer FDK Mode (It's a DDC DDC DDC	n tex 6, XC6VLX195T te titional path ory applies for SystemVue M9703 FDK flow)
Please select a Instrument Setti Channel Setting Normal, all 8 cl Clock Settings Configure Co-Simulation Se CoSim Mode Single Pass	Instrument ▼ Options Calibration ings G g Scale hannels ▼ 2V ▼ 0 V -1V~1V Sample Rate: 1.6 GSample Number Per Capture Timeout 10000 20	Ba N/A \checkmark IN3 \rightarrow ADC \rightarrow FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA3	Instrument Options Instrument Options DGT Basic Digitizer Function U2 FPGA Model: Xilinx Vir SR2 1.6 G5/s Sampling Ra F10 1 GHz bandwidth add M15 16 GB aquisition mem INT Interfeaved channel S FRF FDK U3er FDK Mode (It's a DDC DDC	n tex 6, XC6VLX195T te tional path ony ampling functionality imandatory option for SystemVue M9703 FDK flow)
Please select a nstrument Setting Normal, all 8 c Clock Settings Configure Co-Simulation Se CoSim Mode Single Pass	ings g Scale Offset Input Range hannels + 2V • 0 V -1V~1V Sample Rate: 1.6 GSample/S ettings Sample Number Per Capture Timeout 10000 20 sec	Ban N/A \checkmark IN3 \rightarrow ADC \rightarrow FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA3 FPGA3 FPGA3 FPGA3 FPGA3	Instrument Options Instrument Options DGT Basic Digitizer Function U22 FPGA Model: Xilmx Vir SR2 1.6 GS/s Sampling Ra F10 1 GHz bandwidth add M16 16 GB aquisition mem INT Interleaved channel S FRF FRF FOK Uger FDK Mode (It's a DDC DDC	n tex 6, XC6VLX195T te tional path ory ampling functionality mandatory option for SystemVue M9703 FDK flow)
Please select a nstrument Setti Channel Setting Normal, all 8 c Clock Settings Configure Co-Simulation Se CoSim Mode Single Pass	ings g Scale Offset Input Range hannels + 2V • 0 V -1V~1V Sample Rate: 1.6 GSample/S ettings Sample Number Per Capture Timeout 10000 20 sec	Ban N/A \checkmark IN3 \rightarrow ADC \rightarrow FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA1 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA2 FPGA3 FPGA3 FPGA3 FPGA3	Instrument Options Instrument Option Description DGT Basic Digitizer Function LX2 FPGA Model: Xilmx Vir SR2 1.6 GS/s Sampling Ra F10 1 GHz bandwidth add M16 16 GB aquisition mem INIT Interleaved channel S FRF FRF FOK User FDK Mode (It's a DDC DDC	n tex 6, XC6VLX195T te titional path ory ampling functionality mandatory option for SystemVue M9703 FDK flow)

M9703 Cosim Parameters

M9703 Connection and Options



Cosim Step 3 – Reference Channel (In1) Measurement Calculation





Cosim Step 3 – Reference Channel (In1) Magnitude





Cosim Step 3 – Reference Channel (In1) Phase





Cosim Step 3⁽¹⁾ – Configure M9703A and Capture Results (VSA)





Note (1): Separate VSA enabled workspace, not req'd.

Demo II Setup Guide Cosim **Step 4** – Source Configuration

Step 1	Step 2	Step 3	Step 4	Step 5
		Despitatele, Rg - 1		
-				
1	1		Ŷ	1

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients for reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



Demo II Setup Guide Cosim Step 4 – M8190 Source Setup





Cosim Step 5 – Target Channel (Corrected) Measurement

Step 1	Step 2	Step 3	Step 4	Step 5
		Samplification and the - 2		_
				—
÷				

- 1. SW simulation step only (no HW)
- 2. Source M8190 configuration
- 3. M9703 measurement + calculate filter coefficients for reference channel (In1)
- 4. Source M8190 signal generation
- 5. M9703 compensation applied to target channel (In3)



Demo II Setup Guide Cosim Step 5 – M9703A Cosim Model





Demo II Setup Guide Cosim **Step 5** – M9703A UI Parameters (Setup Errors)

'M3' Properties				•
Designator:	M3		Show Designator	
Description:	M9703A Cosim Model		*	
Model:	M9703ACosimBus@Data Flow Mo	dels 👻	Show Model	
Manage	Models 🦉 M	odel Help	Use Model	55
Overview FPGA	0 FPGA1			
Select FPGA Ima	ges and Instrument		FPGA Settings	
C:\Program File	atn es\SystemVue2013.08SP1\Example	Browse		>FPGA0Valid
Instrument Add	Iress and Options	Calibration		->FPGA0Data
Please select a	n instrument 🔻 Options	Fast 🔹		>FPGA1Valid
Instrument Setti Channel Setting	ngs gScaleOffset	Input Range		FPGA1Data
Normal, all 8 cl	nannels - 2V - 0 V	-1V~1V		→FPGA2Valid
Clock Settings Configure	Sample Rate: 1.6 (SSample/S		A2 →FPGA2Data
Co-Simulation Se CoSim Mode	ettings Sample Number Per Capture	Timeout		→FPGA3Valid
Single Pass	10000	20 sec	N/A - IN8-ADC	→FPGA3Data
Advanc	ed Options		OK Cance	Help



Demo II Setup Guide Cosim Step 5 – M9703A FPGA Path Correction





Cosim Step 5 – M9703A FPGA Path Correction Message





Demo II Setup Guide Cosim Step 5 – M9703A FPGA Setup Errors

Default Path (Error)

FPGA Images Path	
C:\Program Files\SystemVue2013.08SP1\Example	Browse
Instrument Address and Options	Calibration
Please select an instrument	Fast

Errors	5				×
	Туре	Error	Location		
1	Error	M9703ACosimBus 'Design3.M3': No xml folder is generated in the specified pat "C:/Program Files/SystemVue2013.08SP1/Examples/Hardware Design/M9703_FDK/Multi_Channels_Calibration/M9703A_TEMPLATE_Cali_swe RFDK".	th: Part 'M3' in Design 'Design3'	Show	
2	Error	M9703ACosimBus 'Design3.M3': Cannot parse Transactor XML file.	Part 'M3' in Design 'Design3'	Show	1
3	Warning	Symbol "AutoSymDF" (Subnetwork21) is missing Port 3. If this is an automatic symbol, perhaps the associated model/subcircuit has port-numbering issues; p	CSchematic " in Design ports 'M9703_FPGA0'	Show	-
🔽 Au	tomatically Displa	r Errors Show Graph and Table Errors (10)	Clear All Errors		

Errors	5			×		
	Туре	Error Location				
1	Warning	ng Symbol "AutoSymDF" (Subnetwork21) is missing Port 3. If this is an automatic Symbol, perhaps the associated model/subcircuit has port-numbering issues; ports "M9703_FPGA0" should start at 1 and be consecutively numbered (no skipping).				
2	Warning	Symbol "AutoSymDF" (Subnetwork23) is missing Port 3. If this is an automatic symbol. perhaps the associated model/subcircuit has port-numbering issues: ports "M9703 FPGA0"	Show	-		
🔽 Au	tomatically Displa	y Errors Show Graph and Table Errors (10) Clear All Errors				

User Path (Cleared)
Select FPGA Images and Instrument

FPGA Images Path		
d:\Demo_M9703A\demo_AlanRuss	Multi_Channe	Browse
Instrument Address and Options		Calibration
PXI17::0::0::INSTR *	Options	Fast •

KEYSIGHT TECHNOLOGIES

Note: Drive letter must be lowercase.

Demo II Setup Guide Cosim Step 5 – M9703A FPGA Setup Errors (Cleared)

'M3' Properties								x
Designator:	МЗ				V Show	Designator		
Description:	M9703A Cosim Model					* *		
Model:	M9703ACosimBus@Dat	a Flow Mode	ls	•	Show	Model		
Manage	Models 🧶	Mod	el Help		Equation	Controlled		
	The Model override is set	to be contro	olled by an equ	ation	(These	parameters may be	ignored)	
Select FPGA Ima FPGA Images F	0 FPGA1 ages and Instrument ?ath	044		, F	PGA Sett		FRCAQUAId	
d:\Demo_M970	d:\Demo_M9703A\demo_AlanRuss\Multi_Channe Browse Instrument Address and Options Calibration						FPGA0 FPGA0Data	
PXI17::0::0::IN	PXI17::0::0::INSTR						FPGA1Valid	
Channel Setting	ngs g Scale hannels + 2V +	Offset 0 V	Input Range -1V~1V	Limitati	N/A ▼		FPGA1Data	
Clock Settings				on (MH	N/A +		FPGA2	
Configure	Sample Rate:	1.6 GSa	ample/S	(Z	N/A +			
Co-Simulation Se CoSim Mode	Sample Number Per	Capture	Timeout		N/A ▼		FPGA3 FPGA3	
Single Pass	10000		20 580	2011	Caller 1	1110 2100 2		ild:
Advance	ed Options					ок	Cancel Help	



Demo II Setup Guide Cosim Step 5 – M9703A FPGA(0) Programming UI

'M3' Properties			• ו
Designator:	M3	Show Designator	
Description:	M9703A Cosim Model	*	
Model:	M9703ACosimBus@Data Flow Models	▼ Show Model	
Manage	Models 🛛 😵 Model He	elp Equation Controlled	
Overview FPGA	The Model override is set to be controlled	by an equation. (These parameters may be ignore	d)
FPGA Programm Subnet M9703_I	FPGA Programmir FPGA0 Generate ▼ FPGA Programmin	ng File Generation Status Ig File is Generated, No Timing Report	unch ISE to View
FPGA0 Settings		↑ ↑ ↓ Config Bloc	kRegister
	C(0:15) (1:Num_Register)	Confix BlockRegData (1:Num_BlockReg BlockRegRd BlockRegAddr (1:Num_BlockReg	g OutPort DataOut OutPort)
IN2 -> AD	XC(16:31)	(1:Num (1:Num	_OutPort) ReadyIn _OutPort)
Advanc	ed Options	OK Cance	I Help



Demo II Setup Guide Cosim Step 5 – M9703A FPGA(1) Programming UI

'M3' Properties		EX
Designator:	M3	Show Designator
Description:	M9703A Cosim Model	
Model:	M9703ACosimBus@Data Flow Models	Show Model
Manage	Models Model Help	Equation Controlled
	The Model override is set to be controlled by an equa	tion. (These parameters may be ignored)
Overview FPGA FPGA Programm Subnet M9703_1	Image File Selection FPGA Programming File Gene FPGA0 Generate FPGA Programming File is Gene	ration Status nerated, No Timing Report Launch ISE to View
FPGA1 Settings		
IN3 🔶 AD	C(0:15) Register	(1:Num_BlockReg U:Num
	XC(16:31)	(1:Num_OutPort) ReadyIn (1:Num_OutPort)
Advanc	ed Options	OK Cancel Help



Cosim Step 5 – Corrected Channel (In3) Magnitude





Cosim Step 5 – Corrected Channel (In3) Phase




Demo II Setup Guide

Cosim Step 5⁽¹⁾ – Configure M9703A and Capture Results (VSA)





Note (1): Separate VSA enabled workspace, not req'd.



• Introduction to SystemVue hardware design kit

• General SystemVue hardware design flow

• Integrated FPGA design flow demo for M9703A digitizer



Thank you

Questions yahia_tachwali@keysight.com



SystemVue/FPGA Flow





M9703A DPU FPGA user core interface



- **DPU FPGA User Core Interface:**
 - ADC data stream input
 - ✔ Parallel input
 - Two DDR3 memory
 - ✔ WR: AXI4-Stream
 - ✔ RD: AXI4-Full
 - QDRII memory
 - WR: AXI4-Stream
 - RD: AXI4-Full
 - PCIe connectivity with backplane via PCIe switch
 - ✓ AXI4-Full
 - ✔ AXI4-Lite
 - Inter FPGAs data stream connectivity
 - ✔ AXI4-Stream



Early development of Firmware/Software API's

Before HW arrives



- Basic module configuration and control.
- Low-level functions for register-based I/O.
- Low-level functions for block-transfers to and from the FPGA and associated memories.
- Higher-level APIs for controlling the FPGA



Standard Conforming Baseband

Stimulus and response metrology





Simplify complex post analysis

- Fixed to floating point data conversion
- FFT, Filtering, Re-sampling
- Time / Frequency domain conversion and plotting
- Send out data from SystemVue to user application for further processing and display









Overcome function test limitation of a timing based simulator

- Traditional analog functions are being moved to DSP - DUC, DDC, DDS, Beam Former, etc...
- Need more than timing & logic analysis
- How many FPGA designer can see vector analysis results during HDL coding and verification in traditional design flow?



RTL Simulator



Keysight 89600 Vector Analysis Software



Real world system level simulation

Measurement and verification of an FPGA model requiring complex metrics in the presence of real world impairments.





A Realistic Example

Magnitude and phase calibration for multi-channels

Enhanced FPGA architecture with inter FPGA data transfer

