Advanced Design Lab: CCD History

Содержание

Слайд 2

Activities in 1980-2005 Development of four generations of CCD Controllers Development

Activities in 1980-2005
Development of four generations of CCD Controllers
Development of LN2

Cameras for various observation purposes
Production of about 30 CCD Systems for 6-m telescope and other observatories
Research and development of methods of CCD readout noise minimizing and photometric precision maximizing
Investigation and testing of numerous SITe, E2V, Lick, TI, Atmel and others CCDs
Climatic testing of CCD systems
Слайд 3

1980s: First CCDs 1981. The first CCD Camera with 320 x

1980s: First CCDs

1981. The first CCD Camera with 320 x 288

front illuminated surface channel CCD
1984. CCD Camera with 512 x 576 front illuminated surface channel CCD
Слайд 4

1980s: First CCDs 1984. Generation I CCD Controller with control computer

1980s: First CCDs

1984. Generation I CCD Controller with control computer
1985. First

application of bit-slice processor in Generation II CCD Controller
Слайд 5

1980s: First CCDs 1985. LN2 CCD Camera with 520 x 580

1980s: First CCDs

1985. LN2 CCD Camera with 520 x 580 front

illuminated CCD with buried channel
1985. Generation II CCD Controller based on bit-slice processor
Слайд 6

1990s: Low noise CCDs 1994. Generation III CCD Controller with embedded

1990s: Low noise CCDs

1994. Generation III CCD Controller with embedded Intel

8080 microcomputer
1994. LN2 CCD Cameras with 1K x 1K and 2K x 2K CCDs
Слайд 7

2000s: Ultra low noise CCDs 2000. DINACON - New Generation DSP

2000s: Ultra low noise CCDs

2000. DINACON - New Generation DSP based

CCD Controller for ultra low noise and high precision imaging
2000. LN2 Dewars for up to 4K x 4K CCDs
Слайд 8

DINACON: New imaging concept Optimal filtering of video signal Digital correction

DINACON: New imaging concept

Optimal filtering of video
signal
Digital correction

of bias and
gain instabilities and
non-linearity
Flexible multiprocessor
architecture with
multitasking RTOS

Minimum readout noise
Very high stability and linearity
of CCD System transfer
characteristic
High dynamical range
Easy to control the complex
mosaic and infrared
detectors

Generation IV CCD controller DINACON: DSP based Intelligent Array Controller

Слайд 9

Titanium LN2 dewar with 90mm quartz glass window CCD-controller unit configured

Titanium LN2 dewar with 90mm quartz glass window

CCD-controller unit configured to

operate 2K x 2K CCD

Low noise power supply

Слайд 10

Typical single processor CCD-system

Typical single processor CCD-system

Слайд 11

SAO’s DSP-based CCD-system

SAO’s DSP-based CCD-system

Слайд 12

Why need matched filtering? 1/f noise: matched filtering is up to

Why need matched filtering?

1/f noise:
matched filtering is
up to 30

% more
effective than CDS
Слайд 13

DINACON: Photometric results Readout noise reduction: 2.5 e → 1.7 e

DINACON: Photometric results

Readout noise reduction: 2.5 e → 1.7 e
Photometric

instability: 0.03% / 24 h
Nonlinearity reduction: 1.00% → 0.03%

Literature:
Buffington et al., 1990:
Instability = 0,3 % , Δt = 10 h, at room temperature
Robinson et al., 1995:
Instability = 0,5 %, Δt = 10 days, at stabilized temperature

Слайд 14

DINACON: CCD 42-40 noise ADU = 0.5 e Readout rate =

DINACON: CCD 42-40 noise

ADU = 0.5 e
Readout rate = 18 kHz
Noise

= 1.7 e
Слайд 15

DINACON: The best noise SAO’s CCD 42-40

DINACON: The best noise

SAO’s
CCD 42-40

Слайд 16

Scientific CCDs Noise

Scientific CCDs Noise

Слайд 17

DINACON: Overscan instability

DINACON: Overscan instability

Слайд 18

DINACON: Gain instability Gain instability at 1620 electrons level measured by means of Fe55

DINACON: Gain instability

Gain instability at 1620 electrons level measured by

means of Fe55
Слайд 19

DINACON: Gain instability 0.03% Gain instability measured by means of stable light source

DINACON: Gain instability

0.03%

Gain instability measured by means of stable light source

Слайд 20

DINACON: Nonlinearity correction

DINACON: Nonlinearity correction

Слайд 21

DINACON: Instabilities on telescope

DINACON: Instabilities on telescope

Слайд 22

Buffington et al, 1990: 0.8% p-p Conditions: stabilized temperature Robinson et

Buffington et al, 1990: 0.8% p-p
Conditions: stabilized temperature

Robinson et al,1995: 0.6%

p-p
Conditions: room temperature

Gain instability: the best results

Слайд 23

DINACON: Long-term bias instability ADU=0.5e‾ Instability during 6 monthes is about 1 electron p-p

DINACON: Long-term bias instability

ADU=0.5e‾

Instability during 6 monthes is about 1 electron

p-p
Слайд 24

ESO’s FIERA: Long-term bias instability ADU=2e‾ Instability during 8 monthes is about 60 electrons p-p

ESO’s FIERA: Long-term bias instability

ADU=2e‾

Instability during 8 monthes is about 60

electrons p-p
Слайд 25

CCD Controllers Comparison

CCD Controllers Comparison

Слайд 26

CCD Controllers Comparison

CCD Controllers Comparison

Слайд 27

DINACON I Module Structure System controller with communication adapter Sequencer with drivers Videoprocessor Peripheral controller

DINACON I Module Structure

System controller with communication adapter
Sequencer with

drivers
Videoprocessor
Peripheral controller
Слайд 28

DINACON I: Videoprocessor 32 bit DSP 40 MIPS Two 14 bit

DINACON I: Videoprocessor

32 bit DSP
40 MIPS

Two 14 bit ADCs
10 MHz

CCD’s output

nodes
control unit
Слайд 29

DINACON I: Sequencer 32 bit DSP 40 MIPS Telemetry unit with 16 bit ADC Mezzanine connector

DINACON I: Sequencer

32 bit DSP
40 MIPS

Telemetry unit
with 16 bit ADC

Mezzanine
connector

Слайд 30

DINACON I: Clock drivers 4 CCD clocks unit # 1 4 CCD clocks Unit #6

DINACON I: Clock drivers

4 CCD clocks
unit # 1

4 CCD clocks
Unit #6

Слайд 31

DINACON I: System controller 32 bit DSP 40 MIPS 10 Mbit/s Ethernet mezzanine

DINACON I: System controller

32 bit DSP
40 MIPS

10 Mbit/s
Ethernet
mezzanine

Слайд 32

DINACON I: Periferal controller 16 bit DSP 40 MIPS CAN bus

DINACON I: Periferal controller

16 bit DSP
40 MIPS

CAN bus
controller

CAN bus
interface

RS232
interface

Слайд 33

DINASYS: Control Sofware

DINASYS: Control Sofware

Слайд 34

DINACON II

DINACON II

Слайд 35

DINACON II Module Structure System controller with communication adapter Sequencer with drivers Videoprocessor

DINACON II Module Structure

System controller with communication adapter
Sequencer with

drivers
Videoprocessor
Слайд 36

DINACON II: Sequencer CCD clock drivers Telemetry unit with 16 bit

DINACON II: Sequencer

CCD clock
drivers

Telemetry unit
with 16 bit ADC

12 bit DAC
32 channels

32

bit DSP
600 MIPS

Digital
isolators

Слайд 37

DINACON II: Videoprocessor CCD’s output nodes control unit 12 bit DAC

DINACON II: Videoprocessor

CCD’s output nodes
control unit

12 bit DAC
32 channels

32 bit DSP
600

MIPS

Mezzanine
connectors

64 MB SDRAM

Слайд 38

DINACON II: System controller 100 Mbit/s Ethernet controller 16 bit DSP

DINACON II: System controller

100 Mbit/s
Ethernet
controller

16 bit DSP
600 MIPS

256 MB SDRAM
for

DSP

32 bit DSP
600 MIPS

Optical
transceiver

Слайд 39

DINACON DINASYS 2K x 2K on multi-pupil fiber spectrograph MPFS

DINACON

DINASYS 2K x 2K on multi-pupil fiber spectrograph MPFS

Слайд 40

DINACON DINASYS 2K x 2k on multi-mode focal reducer SCORPIO

DINACON

DINASYS 2K x 2k on multi-mode focal reducer SCORPIO

Слайд 41

DINACON III Camera 2K x 4.5k and controller (without power supply)

DINACON III

Camera 2K x 4.5k and controller (without power supply)

Слайд 42

Our team

Our team

Слайд 43

DINACON III block diagram Main components: System controller 1 Gbit fiber-optic link Camera electronics

DINACON III block diagram

Main components:
System controller
1 Gbit fiber-optic

link
Camera electronics
Слайд 44

Camera Electronics block diagram

Camera Electronics block diagram

Слайд 45

System controller block diagram

System controller block diagram

Слайд 46

ADLab’s resources 2D and 3D computer aided design of CCD systems

ADLab’s resources

2D and 3D computer aided design of CCD systems with

release of full design documentation suite
Structural and thermal simulation of construction units for providing of design requirements
Слайд 47

ADLab’s resources Detailed mathematical model construction of signals formation and processing

ADLab’s resources

Detailed mathematical model construction of signals formation and processing for

minimization of distortions, noise and instabilities
Computer aided design of electronics based on IC of all integration levels (including BGA packages) and technology of surface-mount multi-layer PCBs
Computer simulation and analysis of electronic circuits and PCBs for compliance to electrical, thermal, noise requirements
Слайд 48

ADLab’s resources Development of embedded software for digital signal processors Development

ADLab’s resources

Development of embedded software for digital signal processors
Development of multitasking

real-time kernels for multi-processor systems
Application of object-oriented modelling language UML for effective development of complex software systems
Слайд 49

ADLab’s resources Production of multi-layer PCB prototypes Surface mounting of electronic

ADLab’s resources

Production of multi-layer PCB prototypes
Surface mounting of electronic components on

PCBs (including IC with BGA packages)
Embedded software debugging by in-circuit emulators and digital storage oscilloscopes